JPS5539421A - Signal transmission method for serial data transmission system - Google Patents
Signal transmission method for serial data transmission systemInfo
- Publication number
- JPS5539421A JPS5539421A JP11223678A JP11223678A JPS5539421A JP S5539421 A JPS5539421 A JP S5539421A JP 11223678 A JP11223678 A JP 11223678A JP 11223678 A JP11223678 A JP 11223678A JP S5539421 A JPS5539421 A JP S5539421A
- Authority
- JP
- Japan
- Prior art keywords
- transmission
- signal
- data
- output
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
- H04L25/03834—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using pulse shaping
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Abstract
PURPOSE:To compensate the delay of the signal rise time at the reception end for the start-stop type serial data transmission be carrying out the transmission by shortening the data of the side turning to a lower level on the transmission line less than the length of the normal 1-bit data. CONSTITUTION:Transmission signal 32 is blocked by gate 38 while transmission blocking FF37 is set. Transmission clock 33 is delivered 16times with every bit length of transmission data 32. In this circuit, transmission line 2-2 features a low level when data 32 is ''1''. The AND is secured for clock 33 via signal 32 and 34 and then supplied to the counter. The output of the counter is supplied to the decoder, and FF37 is reset by decoder output 36-10 corresponding to the first counter output. And the transmission signal is transmitted via gate 38, and FF37 is reset by output 36-10 to stop the transmission of the transmission signal. As a result,the length is shortened for the 1-bit data to compensate the signal rise at the reception side.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11223678A JPS5539421A (en) | 1978-09-14 | 1978-09-14 | Signal transmission method for serial data transmission system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11223678A JPS5539421A (en) | 1978-09-14 | 1978-09-14 | Signal transmission method for serial data transmission system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5539421A true JPS5539421A (en) | 1980-03-19 |
Family
ID=14581644
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11223678A Pending JPS5539421A (en) | 1978-09-14 | 1978-09-14 | Signal transmission method for serial data transmission system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5539421A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0345047A (en) * | 1989-07-13 | 1991-02-26 | Shinko Electric Co Ltd | Communication method |
WO2002037785A1 (en) * | 2000-10-30 | 2002-05-10 | Daikin Industries, Ltd. | Data transmission method and data transmission device |
US7184479B2 (en) | 2000-10-30 | 2007-02-27 | Daikin Industries, Ltd. | Data transmission method and data transmission device |
-
1978
- 1978-09-14 JP JP11223678A patent/JPS5539421A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0345047A (en) * | 1989-07-13 | 1991-02-26 | Shinko Electric Co Ltd | Communication method |
WO2002037785A1 (en) * | 2000-10-30 | 2002-05-10 | Daikin Industries, Ltd. | Data transmission method and data transmission device |
AU759254B2 (en) * | 2000-10-30 | 2003-04-10 | Daikin Industries, Ltd. | Data transmission method and data transmission device |
US7184479B2 (en) | 2000-10-30 | 2007-02-27 | Daikin Industries, Ltd. | Data transmission method and data transmission device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5539421A (en) | Signal transmission method for serial data transmission system | |
JPS56104529A (en) | Flip-flop circuit | |
JPS54129845A (en) | Buffer unit for bidirectional data line | |
JPS57129537A (en) | Programmable array circuit | |
JPS57183125A (en) | Initializing circuit | |
JPS5375707A (en) | Fault detection system | |
JPS54104272A (en) | Complementary mos logic circuit | |
JPS574677A (en) | Error fault recovery and control system | |
JPS5320366A (en) | Radio wave correction type electronic watch | |
JPS5617532A (en) | Automatic equalizer | |
JPS55154629A (en) | Firmware check system in communication control unit | |
JPS5647149A (en) | Received data control system | |
JPS5253610A (en) | Fault judgement control system in transmission system | |
JPS54111207A (en) | Data transmission system | |
JPS5317230A (en) | Delay circuit | |
JPS5414132A (en) | Control circuit for signal transmission | |
JPS55140921A (en) | Buffer circuit for two-way bus | |
JPS5421248A (en) | Companding system of delta-modulation data | |
JPS52133235A (en) | Judging circuit | |
JPS5736489A (en) | Decoding circuit | |
JPS5525849A (en) | Refresh control circuit | |
JPS57157326A (en) | Input and output system | |
JPS5331919A (en) | Digital signal transmission device | |
JPS54113236A (en) | Logical signal transfer circuit | |
JPS647748A (en) | Digital transmitter |