JPS5736489A - Decoding circuit - Google Patents
Decoding circuitInfo
- Publication number
- JPS5736489A JPS5736489A JP11195080A JP11195080A JPS5736489A JP S5736489 A JPS5736489 A JP S5736489A JP 11195080 A JP11195080 A JP 11195080A JP 11195080 A JP11195080 A JP 11195080A JP S5736489 A JPS5736489 A JP S5736489A
- Authority
- JP
- Japan
- Prior art keywords
- output
- decoding circuit
- fets
- turned
- output lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To simplify the circuit and to decrease a chip size, by making unnecessary an inverting input signal in a decoding circuit using a field effect transistor. CONSTITUTION:An output of all output lines 17-20 is made to ''0'' by making a clear signal to ''1'' after input signals I1, I2 are determined and then the clear signal CL is returned to ''0''. In this case, for example, the input signals I1, I2 are both at ''0'', ''1'' is outputted to the output line 17 since FETs 9, 10 are turned off. ''0'' output is given to the output lines 18, 19, 20 since FETs 26, 27 and 28, 29 are turned off. That is, the output line 17 is selected. One of the output lines 18, 19, 20 can be selected similarly, when the input signal is in other state than stated above.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11195080A JPS5736489A (en) | 1980-08-11 | 1980-08-11 | Decoding circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11195080A JPS5736489A (en) | 1980-08-11 | 1980-08-11 | Decoding circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5736489A true JPS5736489A (en) | 1982-02-27 |
Family
ID=14574207
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11195080A Pending JPS5736489A (en) | 1980-08-11 | 1980-08-11 | Decoding circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5736489A (en) |
-
1980
- 1980-08-11 JP JP11195080A patent/JPS5736489A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS53134337A (en) | Sense circuit | |
| GB1257490A (en) | ||
| JPS5261945A (en) | Transistor circuit | |
| JPS5736489A (en) | Decoding circuit | |
| JPS57129537A (en) | Programmable array circuit | |
| JPS5537924A (en) | Integrated circuit | |
| JPS52110531A (en) | Memory unit | |
| JPS533049A (en) | Logical circuit | |
| JPS57191753A (en) | Register controlling system | |
| JPS5589985A (en) | Semiconductor memory unit | |
| JPS5587201A (en) | Double system controller | |
| JPS57194378A (en) | Test circuit of electronic clock | |
| JPS57208689A (en) | Memory control device | |
| JPS5534577A (en) | Clock driver circuit | |
| JPS5629890A (en) | Differential circuit device | |
| JPS5736331A (en) | Bus line device | |
| JPS5384636A (en) | Sense amplifier circuit | |
| JPS56106451A (en) | Multiplication/isolation circuit | |
| JPS5511624A (en) | Holding device of multiple selection signal | |
| JPS5616221A (en) | Control system for data transfer | |
| JPS5731063A (en) | Log storage circuit | |
| JPS54102985A (en) | Semiconductor integrated circuit | |
| FR2433263A1 (en) | Control circuit for flip=flop - has inverter with two NOR circuits, OR circuits and flip=flop using time signal (BE 8.2.80) | |
| JPS5784643A (en) | Signal separation circuit | |
| JPS5478932A (en) | Memory circuit of static type |