JPS54114140A - Delay control system for input/output control device - Google Patents
Delay control system for input/output control deviceInfo
- Publication number
- JPS54114140A JPS54114140A JP2098478A JP2098478A JPS54114140A JP S54114140 A JPS54114140 A JP S54114140A JP 2098478 A JP2098478 A JP 2098478A JP 2098478 A JP2098478 A JP 2098478A JP S54114140 A JPS54114140 A JP S54114140A
- Authority
- JP
- Japan
- Prior art keywords
- input
- coupling
- ioc
- time
- crb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To secure the coupling even for the input/output device of the lower-rank priority by delaying the coupling request signal for a fixed time in case plural units of the input/output device are coupled to one data channel.
CONSTITUTION: When the coupling request is given to data channel DCH, CRA becomes "1" with G also set to "1". Thus, TIM and coupling request signal CRB become "1". With "1" of TIM, G becomes "0", and "1" of TIM continues until the coupling time of the lowest-rank input/output device IOCn is over to block G from turning to "1". Accordingly, CRB does not become "1" either. In such way, the circuit which delays the output of CRB by the time of (coupling time) × (number of IOC) is provided to each IOC, so even the IOC of the lower-rank priority can be coupled to DCH within the fixed time. As a result, plural units of IOC which are strict in the real time can be connected to one DCH.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2098478A JPS54114140A (en) | 1978-02-27 | 1978-02-27 | Delay control system for input/output control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2098478A JPS54114140A (en) | 1978-02-27 | 1978-02-27 | Delay control system for input/output control device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54114140A true JPS54114140A (en) | 1979-09-06 |
Family
ID=12042408
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2098478A Pending JPS54114140A (en) | 1978-02-27 | 1978-02-27 | Delay control system for input/output control device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54114140A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5541039A (en) * | 1978-09-16 | 1980-03-22 | Nippon Telegr & Teleph Corp <Ntt> | Competition arrangement system |
JPS5642859A (en) * | 1979-09-14 | 1981-04-21 | Toshiba Corp | Interruption inhibiting device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS505009U (en) * | 1973-05-21 | 1975-01-20 | ||
JPS50159629A (en) * | 1974-06-13 | 1975-12-24 |
-
1978
- 1978-02-27 JP JP2098478A patent/JPS54114140A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS505009U (en) * | 1973-05-21 | 1975-01-20 | ||
JPS50159629A (en) * | 1974-06-13 | 1975-12-24 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5541039A (en) * | 1978-09-16 | 1980-03-22 | Nippon Telegr & Teleph Corp <Ntt> | Competition arrangement system |
JPS5642859A (en) * | 1979-09-14 | 1981-04-21 | Toshiba Corp | Interruption inhibiting device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS51148307A (en) | Speech path network control system | |
JPS53131731A (en) | Interruption circuit for computer | |
JPS54114140A (en) | Delay control system for input/output control device | |
JPS5391544A (en) | Installation system for input-output apparatus | |
JPS5438732A (en) | Input/output order accepting system | |
JPS53139941A (en) | Connection system for input and output control unit | |
JPS5616221A (en) | Control system for data transfer | |
JPS537165A (en) | Synchronism detecting circuit of phase control circuit | |
JPS5537644A (en) | Input-output circuit of microcomputer | |
JPS5235954A (en) | Self-operation confirming circuit | |
JPS5587201A (en) | Double system controller | |
JPS5685134A (en) | Input/output controlling system for data processor | |
JPS5346243A (en) | Processor control system | |
JPS5439532A (en) | Input and output circuit of isolation type | |
JPS5261936A (en) | Channel control system | |
JPS5315723A (en) | Priority selection circuit | |
JPS5263639A (en) | Information transmission system for high speed input and output device | |
JPS5532180A (en) | Sequence controller capable of connecting plurality of external equipments | |
JPS522143A (en) | Interruption priority chain circuit | |
JPS5352027A (en) | Decoder circuit | |
JPS53121531A (en) | Input/output channel | |
JPS5434718A (en) | Initial state setting circuit | |
JPS5343448A (en) | Lsi sequence control circuit | |
JPS51140446A (en) | Input output expansion system | |
JPS53142144A (en) | Selection system for input/output control device |