JPS5622291A - Bit error correction method for memory - Google Patents

Bit error correction method for memory

Info

Publication number
JPS5622291A
JPS5622291A JP9675479A JP9675479A JPS5622291A JP S5622291 A JPS5622291 A JP S5622291A JP 9675479 A JP9675479 A JP 9675479A JP 9675479 A JP9675479 A JP 9675479A JP S5622291 A JPS5622291 A JP S5622291A
Authority
JP
Japan
Prior art keywords
memory
register
correction data
address
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9675479A
Other languages
Japanese (ja)
Other versions
JPS6024492B2 (en
Inventor
Toshio Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP54096754A priority Critical patent/JPS6024492B2/en
Publication of JPS5622291A publication Critical patent/JPS5622291A/en
Publication of JPS6024492B2 publication Critical patent/JPS6024492B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE: To simplify the control circuit or the like in the memory, by performing the rewrite-in of correction data of error bit with CPU.
CONSTITUTION: If bit error is taken place in the momory area 11 of the memory 1, this error bit is detected at the ECC circuit 13 and the circuit 13 feeds the bit error signal to the address save register 12 and the interruption control circuit 22 of CPU2. Thus, the correction data from the circuit 13 is set to the read buffer 23 and write buffer 24. Next, the address stored in the register 12 is set to the buffer 23 and the address register 21. Further, in the memory area 11, the correction data stored in the buffer 24 is written in the memory location of the address set to the register 21. Thus, the production of correction data and the detection of error bit are made in the memory 1 and on the other hand, the rewrite-in operation control of the corrected data is made in CPU2.
COPYRIGHT: (C)1981,JPO&Japio
JP54096754A 1979-07-31 1979-07-31 memory system Expired JPS6024492B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54096754A JPS6024492B2 (en) 1979-07-31 1979-07-31 memory system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54096754A JPS6024492B2 (en) 1979-07-31 1979-07-31 memory system

Publications (2)

Publication Number Publication Date
JPS5622291A true JPS5622291A (en) 1981-03-02
JPS6024492B2 JPS6024492B2 (en) 1985-06-13

Family

ID=14173442

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54096754A Expired JPS6024492B2 (en) 1979-07-31 1979-07-31 memory system

Country Status (1)

Country Link
JP (1) JPS6024492B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57172402A (en) * 1981-04-17 1982-10-23 Sony Corp System control circuit
JPS5823399A (en) * 1981-08-03 1983-02-12 Nec Corp Main storage device
JPS63282872A (en) * 1987-05-15 1988-11-18 Fujitsu Ltd Data processor

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0237511Y2 (en) * 1985-09-02 1990-10-11

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57172402A (en) * 1981-04-17 1982-10-23 Sony Corp System control circuit
JPS5823399A (en) * 1981-08-03 1983-02-12 Nec Corp Main storage device
JPS63282872A (en) * 1987-05-15 1988-11-18 Fujitsu Ltd Data processor

Also Published As

Publication number Publication date
JPS6024492B2 (en) 1985-06-13

Similar Documents

Publication Publication Date Title
JPS5637896A (en) Error correction system
JPS6454543A (en) Information processor
JPS5797151A (en) Instruction storage device
JPS5622291A (en) Bit error correction method for memory
JPS5744294A (en) Alternating memory control system
JPS5555499A (en) Memory control unit
JPS5211829A (en) Memory control unit
JPS5590000A (en) Error detection system for memory
JPS5637899A (en) Memory malfunction detection system
JPS5622281A (en) Buffer memory control system
JPS5634194A (en) Memory unit
JPS5736500A (en) Memory check system
JPS55157038A (en) Microprogram control system
JPS5687153A (en) Controller for auxiliary memory
JPS56163600A (en) Memory control system
JPS5693191A (en) Memory error correction and automatic diagnosis system
JPS5542343A (en) Control system for memory unit
JPS554757A (en) Error control system of memory unit
JPS56117400A (en) Buffer memory control system
JPS5532208A (en) Memory control system
JPS5595152A (en) Microinstruction execution control system
JPS5552598A (en) Data processor
JPS55146681A (en) Buffer memory correction system
JPS5548900A (en) Cash memory
JPS56169295A (en) Error retrieval system of information processor