JPS5555499A - Memory control unit - Google Patents

Memory control unit

Info

Publication number
JPS5555499A
JPS5555499A JP12760978A JP12760978A JPS5555499A JP S5555499 A JPS5555499 A JP S5555499A JP 12760978 A JP12760978 A JP 12760978A JP 12760978 A JP12760978 A JP 12760978A JP S5555499 A JPS5555499 A JP S5555499A
Authority
JP
Japan
Prior art keywords
data
error correction
circuit
correction code
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12760978A
Other languages
Japanese (ja)
Other versions
JPS6129024B2 (en
Inventor
Hiroyuki Nishimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP12760978A priority Critical patent/JPS5555499A/en
Publication of JPS5555499A publication Critical patent/JPS5555499A/en
Publication of JPS6129024B2 publication Critical patent/JPS6129024B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE: To rewrite data without lengthening the processing cycle by storing data with error correction code after error correction into a register and utilizing a non- access period to write data on error addresses.
CONSTITUTION: Data with error correction code is read out from memory units M1..., which are designated by address register 13 and selection circuit 16, and is sent to error detection correction circuit 17; and when uncorrectable errors are detected, circuit 17 corrects them, and corrected data with error correction code is stored in designated one of registers R1.... This corrected data word is rewritten into units M1... by write command circuit 22 at the timing when selector 16 does not designate addresses. As a result, data can be rewritten without lengthening the processing cycle.
COPYRIGHT: (C)1980,JPO&Japio
JP12760978A 1978-10-16 1978-10-16 Memory control unit Granted JPS5555499A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12760978A JPS5555499A (en) 1978-10-16 1978-10-16 Memory control unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12760978A JPS5555499A (en) 1978-10-16 1978-10-16 Memory control unit

Publications (2)

Publication Number Publication Date
JPS5555499A true JPS5555499A (en) 1980-04-23
JPS6129024B2 JPS6129024B2 (en) 1986-07-03

Family

ID=14964310

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12760978A Granted JPS5555499A (en) 1978-10-16 1978-10-16 Memory control unit

Country Status (1)

Country Link
JP (1) JPS5555499A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62260251A (en) * 1986-05-07 1987-11-12 Mitsubishi Electric Corp Main memory controller
JPH02202655A (en) * 1989-01-31 1990-08-10 Nec Corp Storage device
EP0775343A1 (en) * 1994-05-24 1997-05-28 Intel Corporation Method and apparatus for automatically scrubbing ecc errors in memory via hardware
WO2003042826A2 (en) * 2001-11-14 2003-05-22 Monolithic System Technology, Inc Error correcting memory and method of operating same
FR2879337A1 (en) * 2004-12-15 2006-06-16 St Microelectronics Sa Memory circuit e.g. dynamic RAM or static RAM, for use in industrial application, has data buses that respectively serves to read and write memory modules, and address buses connected to inputs of multiplexers
US7275200B2 (en) 2004-11-23 2007-09-25 Monolithic System Technology, Inc. Transparent error correcting memory that supports partial-word write
JP2014186664A (en) * 2013-03-25 2014-10-02 Toshiba Corp Arithmetic unit and error processing method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4996639A (en) * 1973-01-17 1974-09-12

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4996639A (en) * 1973-01-17 1974-09-12

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62260251A (en) * 1986-05-07 1987-11-12 Mitsubishi Electric Corp Main memory controller
JPH02202655A (en) * 1989-01-31 1990-08-10 Nec Corp Storage device
EP0775343A1 (en) * 1994-05-24 1997-05-28 Intel Corporation Method and apparatus for automatically scrubbing ecc errors in memory via hardware
EP0775343A4 (en) * 1994-05-24 1997-10-22 Intel Corp Method and apparatus for automatically scrubbing ecc errors in memory via hardware
US7051264B2 (en) 2001-11-14 2006-05-23 Monolithic System Technology, Inc. Error correcting memory and method of operating same
WO2003042826A3 (en) * 2001-11-14 2004-04-22 Monolithic System Tech Inc Error correcting memory and method of operating same
WO2003042826A2 (en) * 2001-11-14 2003-05-22 Monolithic System Technology, Inc Error correcting memory and method of operating same
US7353438B2 (en) 2001-11-14 2008-04-01 Mosys, Inc. Transparent error correcting memory
US7275200B2 (en) 2004-11-23 2007-09-25 Monolithic System Technology, Inc. Transparent error correcting memory that supports partial-word write
US7392456B2 (en) 2004-11-23 2008-06-24 Mosys, Inc. Predictive error correction code generation facilitating high-speed byte-write in a semiconductor memory
FR2879337A1 (en) * 2004-12-15 2006-06-16 St Microelectronics Sa Memory circuit e.g. dynamic RAM or static RAM, for use in industrial application, has data buses that respectively serves to read and write memory modules, and address buses connected to inputs of multiplexers
US7549109B2 (en) 2004-12-15 2009-06-16 Stmicroelectronics Sa Memory circuit, such as a DRAM, comprising an error correcting mechanism
JP2014186664A (en) * 2013-03-25 2014-10-02 Toshiba Corp Arithmetic unit and error processing method

Also Published As

Publication number Publication date
JPS6129024B2 (en) 1986-07-03

Similar Documents

Publication Publication Date Title
JPS5755454A (en) Failure recovery system
JPS5555499A (en) Memory control unit
JPS5797151A (en) Instruction storage device
JPS5644946A (en) Code error correction and detection system
JPS5318925A (en) Memory control unit
JPS55101199A (en) Memory refresh unit
JPS54157045A (en) Memory unit
JPS57169857A (en) Control storage device
JPS5744294A (en) Alternating memory control system
JPS5690349A (en) Error correction code circuit
JPS5622291A (en) Bit error correction method for memory
JPS5211829A (en) Memory control unit
JPS5532110A (en) Check circuit for error correcting circuit
JPS57152598A (en) Data processing device
JPS5694592A (en) Data processor
JPS55157038A (en) Microprogram control system
JPS54146548A (en) Microprogram control unit
JPS558617A (en) Storage system
JPS5542354A (en) Diagnostic system for memory unit
JPS5533276A (en) Read/write control system for memory unit
JPS5746400A (en) Memory device
JPS5611698A (en) Storage unit
JPS58196694A (en) Storage device
JPS54158136A (en) Data processor
JPS5661096A (en) Error detection system for read only memory electrically erasable