JPS56162167A - Switching system for dual computers - Google Patents
Switching system for dual computersInfo
- Publication number
- JPS56162167A JPS56162167A JP6390180A JP6390180A JPS56162167A JP S56162167 A JPS56162167 A JP S56162167A JP 6390180 A JP6390180 A JP 6390180A JP 6390180 A JP6390180 A JP 6390180A JP S56162167 A JPS56162167 A JP S56162167A
- Authority
- JP
- Japan
- Prior art keywords
- input
- busses
- devices
- computer
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6390180A JPS56162167A (en) | 1980-05-16 | 1980-05-16 | Switching system for dual computers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6390180A JPS56162167A (en) | 1980-05-16 | 1980-05-16 | Switching system for dual computers |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56162167A true JPS56162167A (en) | 1981-12-12 |
JPS6321943B2 JPS6321943B2 (ja) | 1988-05-10 |
Family
ID=13242674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6390180A Granted JPS56162167A (en) | 1980-05-16 | 1980-05-16 | Switching system for dual computers |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56162167A (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63155354A (ja) * | 1986-12-19 | 1988-06-28 | Nippon Telegr & Teleph Corp <Ntt> | ル−ト初期設定方式 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0473199A (ja) * | 1990-07-13 | 1992-03-09 | Sukegawa Electric Co Ltd | 装飾板及びその製造方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52139330A (en) * | 1976-05-17 | 1977-11-21 | Hitachi Ltd | Urgent control system |
JPS5462751A (en) * | 1977-10-28 | 1979-05-21 | Toshiba Corp | Switching system for composite computer system |
-
1980
- 1980-05-16 JP JP6390180A patent/JPS56162167A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52139330A (en) * | 1976-05-17 | 1977-11-21 | Hitachi Ltd | Urgent control system |
JPS5462751A (en) * | 1977-10-28 | 1979-05-21 | Toshiba Corp | Switching system for composite computer system |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63155354A (ja) * | 1986-12-19 | 1988-06-28 | Nippon Telegr & Teleph Corp <Ntt> | ル−ト初期設定方式 |
JP2795844B2 (ja) * | 1986-12-19 | 1998-09-10 | 日本電信電話株式会社 | ルート初期設定方式 |
Also Published As
Publication number | Publication date |
---|---|
JPS6321943B2 (ja) | 1988-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1108540A (en) | Process back-up system | |
EP1199697A3 (en) | Low power-consumption monitor standby system | |
ATE230179T1 (de) | Steuerungs- und kommunikationsgerät | |
AU585076B2 (en) | Interrupt handling in a multiprocessor computing system | |
JPS6469127A (en) | High speed switching system | |
CA2049476A1 (en) | Exchange control system using a multi-processor | |
JPS56162167A (en) | Switching system for dual computers | |
JPS5680722A (en) | Interprocessor control system | |
JPS5493340A (en) | Duplex processing system | |
JPS56146390A (en) | 2:n remote monitor control system | |
JPS5688519A (en) | System switching device | |
JPS5725059A (en) | Bus control system | |
JPS57101901A (en) | Dispersion type control system | |
JPS56145444A (en) | Bus system of multisystem computer | |
JPS55957A (en) | Information processing system | |
JPS56124962A (en) | Multiprocessor system | |
JP3290017B2 (ja) | 集中監視制御装置 | |
JPS57166623A (en) | Channel device | |
JP2592676B2 (ja) | 系切り替え方式 | |
JPS56143072A (en) | Hung up release and processing system in multiprocessor processing system | |
JPS5925503B2 (ja) | 系切替方式 | |
JPS6141248A (ja) | ポ−リング方式遠方監視制御装置 | |
JPS59135554A (ja) | 計算機システム間通信方式 | |
JPS5612189A (en) | Multiplexer | |
JPS53118334A (en) | Totalizator system |