JPS55957A - Information processing system - Google Patents

Information processing system

Info

Publication number
JPS55957A
JPS55957A JP7440278A JP7440278A JPS55957A JP S55957 A JPS55957 A JP S55957A JP 7440278 A JP7440278 A JP 7440278A JP 7440278 A JP7440278 A JP 7440278A JP S55957 A JPS55957 A JP S55957A
Authority
JP
Japan
Prior art keywords
bus
master
subordinate
unit
buses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7440278A
Other languages
Japanese (ja)
Other versions
JPS5746098B2 (en
Inventor
Takashi Yamazaki
Makoto Miyazaki
Yukio Takeshige
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP7440278A priority Critical patent/JPS55957A/en
Publication of JPS55957A publication Critical patent/JPS55957A/en
Publication of JPS5746098B2 publication Critical patent/JPS5746098B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Small-Scale Networks (AREA)
  • Hardware Redundancy (AREA)

Abstract

PURPOSE: To simplify bus connection route control when a bus gets out of order by connecting a master information processor to a master bus and subordinate information processor to a subordinate bus according to a bus mode for the data transfer between doubled information processors.
CONSTITUTION: To doubled buses 41 and 42 controlled by bus controllers 11 and 12, master and subordinate information processors 211 and 212 doubled are connected via bus adaptors 311 and 312. Buses, provided with control lines 41b and 42b prescribing the bus mode, are connected to master unit 211 and subordinate unit 21 with polarity of control lines; for example, when 41b has polarity of "1" and 42b has that of "0", the master and subordinate buses are given "1" and "0" respectively. In this case, master/subrodinate display FF9 of unit 211 indicates "1", and FF9 of unit 212 "0". If bus 41 goes wrong in this state, unit 11 detects it and performs master/subordinate switching to change bus 42 into a master bus and the troubled bus into a subordinate bus, so that unit 211 can transfer data with no change.
COPYRIGHT: (C)1980,JPO&Japio
JP7440278A 1978-06-19 1978-06-19 Information processing system Granted JPS55957A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7440278A JPS55957A (en) 1978-06-19 1978-06-19 Information processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7440278A JPS55957A (en) 1978-06-19 1978-06-19 Information processing system

Publications (2)

Publication Number Publication Date
JPS55957A true JPS55957A (en) 1980-01-07
JPS5746098B2 JPS5746098B2 (en) 1982-10-01

Family

ID=13546151

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7440278A Granted JPS55957A (en) 1978-06-19 1978-06-19 Information processing system

Country Status (1)

Country Link
JP (1) JPS55957A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58101701U (en) * 1981-12-28 1983-07-11 日立工機株式会社 Power transmission shaft rotation prevention mechanism
JPS59201548A (en) * 1983-04-28 1984-11-15 Nec Corp Bus changeover control system
JPH01209541A (en) * 1988-02-18 1989-08-23 Oki Electric Ind Co Ltd Redundant constitution system for information processor

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4841650A (en) * 1971-09-28 1973-06-18

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4841650A (en) * 1971-09-28 1973-06-18

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58101701U (en) * 1981-12-28 1983-07-11 日立工機株式会社 Power transmission shaft rotation prevention mechanism
JPS59201548A (en) * 1983-04-28 1984-11-15 Nec Corp Bus changeover control system
JPH01209541A (en) * 1988-02-18 1989-08-23 Oki Electric Ind Co Ltd Redundant constitution system for information processor

Also Published As

Publication number Publication date
JPS5746098B2 (en) 1982-10-01

Similar Documents

Publication Publication Date Title
AU545445B2 (en) Multiprocessor intercommunication system
EP0378427A3 (en) High speed data transfer on a computer system bus
AU577427B2 (en) System bus for inter-processor communication
EP0518527A3 (en) Method of reducing wasted bus bandwidth in a computer system
AU8453882A (en) Data processing system including subsystems having local memories
EP0271582A4 (en) Bus mediation system.
FR2594603B1 (en) CONNECTOR FOR COMPUTER BUS
JPS6488670A (en) Bus adaptor unit for digital data processing system
IE800897L (en) Logic system
JPS55957A (en) Information processing system
AU586282B2 (en) Arithmetic unit for use in a data processing system
JPS5622160A (en) Data processing system having additional processor
NO167173C (en) PROCEDURE FOR AA USED A DATA BUS FOR AA TRANSFER DATA, AND DATA BUS SYSTEM.
JPS5680722A (en) Interprocessor control system
AU1617888A (en) Interprocessor communication system in information processing system enabling communication between execution processor units during communication between other processor units
JPS5552130A (en) Information processing unit
EP0130471A3 (en) Interface controller for connecting multiple asynchronous buses and data processing system including such controller
AU2185183A (en) Bus arbitration system
JPS57178545A (en) Controller for pipeline type data processing system
JPS56162167A (en) Switching system for dual computers
JPS6415850A (en) Exclusive control system for device control adaptor
ENSLOW Distributed and decentralized control in fully distributed processing systems[Final Technical Report, 15 Jan.- 30 Sep. 1980]
JPS55153021A (en) Data transfer system of multiprocessor system
JPS5614340A (en) Communication control system
JPS5633725A (en) Connecting system for external unit