JPS56155556A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS56155556A
JPS56155556A JP5914380A JP5914380A JPS56155556A JP S56155556 A JPS56155556 A JP S56155556A JP 5914380 A JP5914380 A JP 5914380A JP 5914380 A JP5914380 A JP 5914380A JP S56155556 A JPS56155556 A JP S56155556A
Authority
JP
Japan
Prior art keywords
chip
substrate
hole
metal plate
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5914380A
Other languages
Japanese (ja)
Inventor
Jiro Suma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP5914380A priority Critical patent/JPS56155556A/en
Publication of JPS56155556A publication Critical patent/JPS56155556A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

PURPOSE:To form the semiconductor device in a thin type by a method wherein a chip is put in the hole of a substrate, the bottom of the hole is blocked with a metal plate, and is sealed with a resin after wiring is finished. CONSTITUTION:The wirings 3 are provided preliminary on a substrate 1 according to the prescribed pattern, the hole to put the chip therein is dug at the place in the substrate 1 wherein the semiconductor chip is to be put, and the hole is blocked from one side face with the metal plate 6 of Al, etc. The semiconductor chip 2 is fixed to the metal plate 6 from the other face with a silver paste or an adhesive. The wiring 3 on the upper face of the substrate 1 and the connecting terminals of the chip 2 are connected by wire bonding with wires 4. Moreover the surface of the chip 2 is covered with a plastic mold resin 5 to be sealed. Accordingly the thin type semiconductor device can be obtained at a low cost.
JP5914380A 1980-05-02 1980-05-02 Semiconductor device Pending JPS56155556A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5914380A JPS56155556A (en) 1980-05-02 1980-05-02 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5914380A JPS56155556A (en) 1980-05-02 1980-05-02 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS56155556A true JPS56155556A (en) 1981-12-01

Family

ID=13104805

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5914380A Pending JPS56155556A (en) 1980-05-02 1980-05-02 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS56155556A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5958940U (en) * 1982-10-12 1984-04-17 スタンレー電気株式会社 Semiconductor chip mounting structure
WO1997036325A1 (en) * 1996-03-25 1997-10-02 Micromodule Systems Packaging and interconnect system for integrated circuits

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5958940U (en) * 1982-10-12 1984-04-17 スタンレー電気株式会社 Semiconductor chip mounting structure
US5796164A (en) * 1993-05-11 1998-08-18 Micromodule Systems, Inc. Packaging and interconnect system for integrated circuits
WO1997036325A1 (en) * 1996-03-25 1997-10-02 Micromodule Systems Packaging and interconnect system for integrated circuits

Similar Documents

Publication Publication Date Title
US6143588A (en) Method of making an integrated circuit package employing a transparent encapsulant
MY120226A (en) Thin type semiconductor device, module structure using the device and method of mounting the device on board.
SG104307A1 (en) Semiconductor device and method of producing the same
JPS55111151A (en) Integrated circuit device
JPS56135984A (en) Manufacture of leadless light emitting diode chip
JPS56155556A (en) Semiconductor device
JPS577147A (en) Mounting construction of semiconductor device
JPS5764953A (en) Semiconductor device
JPS5511361A (en) Semiconductor fitting construction
JPS648647A (en) Manufacture of semiconductor device
JPS5763850A (en) Semiconductor device
JPS57136352A (en) Semiconductor device of resin potted type
EP0264128A3 (en) Jumper chip for semiconductor devices
JPS6444056A (en) Hybrid integrated circuit
JPS56140633A (en) Electronic device
JPS5785244A (en) Semiconductor device
JPS6455291A (en) Integrated circuit device
JPS55120153A (en) Resin molded semiconductor device
JPS5640268A (en) Semiconductor device
JPS57148362A (en) Semiconductor device
JPS57154863A (en) Manufacture of resin sealing type electronic parts
JPS5740945A (en) Integrated circuit device
JPS641262A (en) Electronic device and manufacture thereof
JPS6484646A (en) Manufacture of semiconductor package
JPS5789276A (en) Photo chip element