JPS56127261A - Multiprocessor system - Google Patents

Multiprocessor system

Info

Publication number
JPS56127261A
JPS56127261A JP3035380A JP3035380A JPS56127261A JP S56127261 A JPS56127261 A JP S56127261A JP 3035380 A JP3035380 A JP 3035380A JP 3035380 A JP3035380 A JP 3035380A JP S56127261 A JPS56127261 A JP S56127261A
Authority
JP
Japan
Prior art keywords
processors
common
memories
increment
overhead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3035380A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6329297B2 (en, 2012
Inventor
Tadaaki Bando
Yasushi Fukunaga
Tetsuya Kawakami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Industry and Control Solutions Co Ltd
Original Assignee
Hitachi Engineering Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd
Priority to JP3035380A priority Critical patent/JPS56127261A/ja
Publication of JPS56127261A publication Critical patent/JPS56127261A/ja
Publication of JPS6329297B2 publication Critical patent/JPS6329297B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
JP3035380A 1980-03-12 1980-03-12 Multiprocessor system Granted JPS56127261A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3035380A JPS56127261A (en) 1980-03-12 1980-03-12 Multiprocessor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3035380A JPS56127261A (en) 1980-03-12 1980-03-12 Multiprocessor system

Publications (2)

Publication Number Publication Date
JPS56127261A true JPS56127261A (en) 1981-10-05
JPS6329297B2 JPS6329297B2 (en, 2012) 1988-06-13

Family

ID=12301478

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3035380A Granted JPS56127261A (en) 1980-03-12 1980-03-12 Multiprocessor system

Country Status (1)

Country Link
JP (1) JPS56127261A (en, 2012)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5898893A (ja) * 1981-12-09 1983-06-11 Toshiba Corp 情報処理装置
JPS6010364A (ja) * 1983-06-30 1985-01-19 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション デイレクトリ・メモリ・システム
JPS62500548A (ja) * 1984-04-02 1987-03-05 ヘンダル，ゲラン　アンダ−ス　ヘンリツク 計算機インタ−プロセス信号通信システム
JPS63170898A (ja) * 1986-07-01 1988-07-14 株式会社　東宏企画 電子安定器
US5247649A (en) * 1988-05-06 1993-09-21 Hitachi, Ltd. Multi-processor system having a multi-port cache memory

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS529495A (en) * 1975-07-12 1977-01-25 Yasumoto Takahashi Coin receiving device of vending machine

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS529495A (en) * 1975-07-12 1977-01-25 Yasumoto Takahashi Coin receiving device of vending machine

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5898893A (ja) * 1981-12-09 1983-06-11 Toshiba Corp 情報処理装置
JPS6010364A (ja) * 1983-06-30 1985-01-19 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション デイレクトリ・メモリ・システム
JPS62500548A (ja) * 1984-04-02 1987-03-05 ヘンダル，ゲラン　アンダ−ス　ヘンリツク 計算機インタ−プロセス信号通信システム
JPS63170898A (ja) * 1986-07-01 1988-07-14 株式会社　東宏企画 電子安定器
US5247649A (en) * 1988-05-06 1993-09-21 Hitachi, Ltd. Multi-processor system having a multi-port cache memory

Also Published As

Publication number Publication date
JPS6329297B2 (en, 2012) 1988-06-13

Similar Documents

Publication Publication Date Title
JPS55134459A (en) Data processing system
JPS57138079A (en) Information processor
JPS56114063A (en) Multiprocessor
JPS56127261A (en) Multiprocessor system
JPS6481066A (en) Connection system for multi-processor
JPS5223235A (en) Input/output multiprocessor
GB1535185A (en) Multiprocessor data processing system peripheral equipment access unit
JPS5743256A (en) Memory which capable of making parallel access
JPS57113144A (en) Stored program computer
JPS5611554A (en) Bus coupling unit
JPS57178553A (en) Multiprocessor system
JPS55119727A (en) Data bus control unit
JPS56118164A (en) Processor of video information
JPS5563455A (en) Memory system
JPS5252338A (en) Allotting device of input/output unit machine number
JPS5452929A (en) Address converting device for information processor
JPS55150032A (en) Data transfer system
JPS6418863A (en) Multiplexing system for input/output interface
JPS5782266A (en) Page memory control system
JPS559277A (en) Information processor
JPS5783864A (en) Multiprocessor system
JPS56163581A (en) Memory refreshing system
JPS57174723A (en) Bus load controlling system
JPS6459537A (en) System for controlling cache memory of data processor
JPS55140925A (en) Multiple processor data process system