JPS5591835A - Electronic device - Google Patents

Electronic device

Info

Publication number
JPS5591835A
JPS5591835A JP16397478A JP16397478A JPS5591835A JP S5591835 A JPS5591835 A JP S5591835A JP 16397478 A JP16397478 A JP 16397478A JP 16397478 A JP16397478 A JP 16397478A JP S5591835 A JPS5591835 A JP S5591835A
Authority
JP
Japan
Prior art keywords
substrate
top surface
onto
insulating layer
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16397478A
Other languages
Japanese (ja)
Inventor
Yoshiharu Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Suwa Seikosha KK
Original Assignee
Seiko Epson Corp
Suwa Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Suwa Seikosha KK filed Critical Seiko Epson Corp
Priority to JP16397478A priority Critical patent/JPS5591835A/en
Publication of JPS5591835A publication Critical patent/JPS5591835A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE: To prevent a substrate from being deformed by thermal variation and improve its reliability, by fixing an electronic part or a semiconductor chip onto the top surface of the substrate and securely attaching an insulating layer and a holding layer of the equal thermal expansion rate onto thus prepared top surface and also onto bottom surface thereof respectively.
CONSTITUTION: Surface of a semiconductor chip 12 formed on top surface of a metallic substrate 11 is provided with formation of an Au plated layer 13 with a thickness of 3μ, and difference in level between an insulating layer 14 of phenol resin on the top surface (or the substrate) and top surface 15 of the semiconductor chip 12 is kept within a range of 15μ. A holding layer 16, which is made of the same material and to almost the same width as the insulating layer 14, is attached onto the opposite surface of the substrate 11. A wiring pattern 19, formed by screen printing method, is arranged and securely attached onto the surface of the insulating layer 14 in such a manner as to contain an external take-out electrode 20 of the semiconductor chip 12. As the insulating layer and the holding layer are respectively arranged onto top surface and bottom surface of the substrate, it is possible to obtain the substrate of high reliability.
COPYRIGHT: (C)1980,JPO&Japio
JP16397478A 1978-12-29 1978-12-29 Electronic device Pending JPS5591835A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16397478A JPS5591835A (en) 1978-12-29 1978-12-29 Electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16397478A JPS5591835A (en) 1978-12-29 1978-12-29 Electronic device

Publications (1)

Publication Number Publication Date
JPS5591835A true JPS5591835A (en) 1980-07-11

Family

ID=15784346

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16397478A Pending JPS5591835A (en) 1978-12-29 1978-12-29 Electronic device

Country Status (1)

Country Link
JP (1) JPS5591835A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57169266A (en) * 1981-04-09 1982-10-18 Sharp Corp Integrated circuit element
JPS6411357A (en) * 1987-07-04 1989-01-13 Horiba Ltd Method of taking out lead of semiconductor chip component
JPH09162346A (en) * 1995-12-08 1997-06-20 Kenseidou Kagaku Kogyo Kk Novel lead frame

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57169266A (en) * 1981-04-09 1982-10-18 Sharp Corp Integrated circuit element
JPS637469B2 (en) * 1981-04-09 1988-02-17 Sharp Kk
JPS6411357A (en) * 1987-07-04 1989-01-13 Horiba Ltd Method of taking out lead of semiconductor chip component
JPH09162346A (en) * 1995-12-08 1997-06-20 Kenseidou Kagaku Kogyo Kk Novel lead frame

Similar Documents

Publication Publication Date Title
JPS5591835A (en) Electronic device
JPS57176738A (en) Connecting structure for flip chip
JPS538566A (en) Mounting structure of semiconductor ic circuit
JPS5588346A (en) Packaging method for semiconductor element
JPS53110371A (en) Ceramic package type semiconductor device
JPS5330283A (en) Production of substrates for semiconductor integrated circuits
JPS54121082A (en) Manufacture of semiconductor device
JPS5289468A (en) Semiconductor device
JPS5544749A (en) Substrate for mounting semiconductor device
JPS55117254A (en) Fabrication of electronic device
JPS5333579A (en) Semiconductor device production
JPS57184239A (en) Substrate for semiconductor device
JPS5376752A (en) Production of semionductor device
JPS5322366A (en) Electronic part
JPS535571A (en) Circuit block and its manufacture
JPS5268388A (en) Semiconductor integrated circuit
JPS546775A (en) Semiconductor device featuring stepped electrode structure
JPS539489A (en) Production of semiconductor device
JPS5421261A (en) Manufacture for semiconductor device
Kotera et al. Method for Producing an InSb Thin Film Element
JPS52146563A (en) Semiconductor device
JPS5513994A (en) Integrated circuit device
JPS5582456A (en) Semiconductor device
JPS5491180A (en) Mounting method of semiconductor device
JPS56123879A (en) Thick film circuit substrate