JPS5589989A - Electrically erasable rom - Google Patents
Electrically erasable romInfo
- Publication number
- JPS5589989A JPS5589989A JP16487178A JP16487178A JPS5589989A JP S5589989 A JPS5589989 A JP S5589989A JP 16487178 A JP16487178 A JP 16487178A JP 16487178 A JP16487178 A JP 16487178A JP S5589989 A JPS5589989 A JP S5589989A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- memory
- gate
- fed
- channel injection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- Non-Volatile Memory (AREA)
Abstract
PURPOSE:To reduce the cell size of memory, by performing write-in with channel injection through large current flowing to the memory transistor and performing erase through causing break down at the source side. CONSTITUTION:The isolation gate type transistor TM1 and the floating gate channel injection type memory transistor TM2 having the control gate are connected in series to constitute the memory cell Cij, the row selection output Xi is fed to the gate of the transistor TM1, the drain is connected to the column selection means Yj, control signal VcG is fed to the control gate of transistor TM2, and control circuit signal VcL is fed to the source. The write-in is made with channel injection through greater current flowing to the transistor TM2, and erase is made by causing breakdown at the source of the transistor TM2. Thus, the cell size of memory can be reduced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16487178A JPS5589989A (en) | 1978-12-27 | 1978-12-27 | Electrically erasable rom |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16487178A JPS5589989A (en) | 1978-12-27 | 1978-12-27 | Electrically erasable rom |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5589989A true JPS5589989A (en) | 1980-07-08 |
Family
ID=15801503
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16487178A Pending JPS5589989A (en) | 1978-12-27 | 1978-12-27 | Electrically erasable rom |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5589989A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57113489A (en) * | 1981-01-07 | 1982-07-14 | Nec Corp | Semiconductor storage device |
EP0087012A2 (en) * | 1982-02-19 | 1983-08-31 | International Business Machines Corporation | Electrically alterable read-only storage cell and method of operating same |
US9030877B2 (en) | 2007-08-30 | 2015-05-12 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
-
1978
- 1978-12-27 JP JP16487178A patent/JPS5589989A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57113489A (en) * | 1981-01-07 | 1982-07-14 | Nec Corp | Semiconductor storage device |
JPS6126157B2 (en) * | 1981-01-07 | 1986-06-19 | Nippon Electric Co | |
EP0087012A2 (en) * | 1982-02-19 | 1983-08-31 | International Business Machines Corporation | Electrically alterable read-only storage cell and method of operating same |
US9030877B2 (en) | 2007-08-30 | 2015-05-12 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1480940A (en) | Memory cell | |
JPS5661088A (en) | Semiconductor memory device | |
JPS5589989A (en) | Electrically erasable rom | |
JPS55132589A (en) | Semiconductor memory unit | |
GB1007788A (en) | Improvements in and relating to rechargeable cells | |
JPS5213782A (en) | Semiconductor non-vol atile memory unit | |
JPS54137246A (en) | Memory unit | |
JPS55160392A (en) | Semiconductor memory | |
JPS5577091A (en) | Read-only memory circuit | |
JPS575367A (en) | Junction type field effect transistor | |
JPS6453463A (en) | Semiconductor nonvolatile storage element | |
JPS5397343A (en) | Semiconductor memory cell | |
JPS5279884A (en) | Non-volatile semiconductor memory device | |
JPS53124039A (en) | Nonvolatile memory device | |
JPS56127997A (en) | Read-only memory cell | |
GB2060997A (en) | Stratified charge memory divide | |
JPS5388583A (en) | Non-volatile memory element | |
JPS5485648A (en) | Programmable logic circuit | |
JPS52125244A (en) | Memory circuit | |
JPS55132596A (en) | Channel injection type memory unit | |
JPS55139692A (en) | Semiconductor nonvolatile memory unit | |
JPS5313852A (en) | Level conversion circuit | |
JPS5448131A (en) | Semiconductor memory device | |
JPS6410664A (en) | Photoelectric conversion device | |
JPS5278327A (en) | Semiconductor memory |