JPS5575363A - Timing extracting circuit - Google Patents
Timing extracting circuitInfo
- Publication number
- JPS5575363A JPS5575363A JP14773378A JP14773378A JPS5575363A JP S5575363 A JPS5575363 A JP S5575363A JP 14773378 A JP14773378 A JP 14773378A JP 14773378 A JP14773378 A JP 14773378A JP S5575363 A JPS5575363 A JP S5575363A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- register
- output
- signal
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Abstract
PURPOSE:To reduce the jitter occurrence in an assured way by installing the register which memorizes the data immediately before the convension point of the bipolar signal exists and then carrting out the phase control at only the specific conversion point which is selected through the comparison of the contents of the register. CONSTITUTION:The phase is controlled based on the rise or fall conversion point information of the bipolar signal featuring the frame structure containing the duodecimal logic 1 and 0, and the timing signal synchronized with the bipolar signal is extracted. In such case, the bipolar signal sent from input terminal IN is applied to full-wave rectifier circuit 11 to be converted into the signal of the same polarity. This signal is applied to comparator circuit 2, and the pulse is generated at the conversion point when the pulse reply is detected in the output of circuit 11 to memorize 0 or 1 of the output pulse of circuit 12 in register 13. Then the comparison is given between the output of circuit 12 applied to logic circuit 14 and the value memorized in register 13 immediately before. And the control is given to digital phase lock loop circuit 10 only when the output of circuit 12 is 1 with the immediately preceding value of 0 respectively.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14773378A JPS5575363A (en) | 1978-12-01 | 1978-12-01 | Timing extracting circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14773378A JPS5575363A (en) | 1978-12-01 | 1978-12-01 | Timing extracting circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5575363A true JPS5575363A (en) | 1980-06-06 |
JPS6138663B2 JPS6138663B2 (en) | 1986-08-30 |
Family
ID=15436905
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14773378A Granted JPS5575363A (en) | 1978-12-01 | 1978-12-01 | Timing extracting circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5575363A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60117839A (en) * | 1983-11-29 | 1985-06-25 | Fujitsu Ltd | Clock extracting system |
EP0209306A2 (en) * | 1985-07-09 | 1987-01-21 | Nec Corporation | Phase-locked clock regeneration circuit for digital transmission systems |
-
1978
- 1978-12-01 JP JP14773378A patent/JPS5575363A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60117839A (en) * | 1983-11-29 | 1985-06-25 | Fujitsu Ltd | Clock extracting system |
EP0209306A2 (en) * | 1985-07-09 | 1987-01-21 | Nec Corporation | Phase-locked clock regeneration circuit for digital transmission systems |
Also Published As
Publication number | Publication date |
---|---|
JPS6138663B2 (en) | 1986-08-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1480355A (en) | Synchronizing circuits | |
JPS5575363A (en) | Timing extracting circuit | |
JPS5586373A (en) | Gate control system for thyristor converter | |
EP0099738A2 (en) | Function generators | |
JPS55107388A (en) | Synchronizing signal separation system | |
GB1386332A (en) | Apparatus for defining continually the envelope of the maxima the minima and or modulation depth of a varying input signal | |
KR850003092A (en) | Phase Detector for Synchronous System | |
JPS5614727A (en) | Phase comparator of digital pll circuit | |
JPS55417A (en) | Frequency comparator circuit | |
JPS5364570A (en) | Phase comparator | |
JPS5466062A (en) | Clock synchronous circuit | |
JPS5232222A (en) | Sampling pulse producting circuit | |
JPS54122943A (en) | Synchronizing unit | |
JPS57193181A (en) | Video signal switch | |
US3586777A (en) | Method and arrangement for generating a gating pulse | |
JPS5571390A (en) | Clock stabilizing circuit | |
JPS57143963A (en) | Data detector | |
JPS57112129A (en) | Latch circuit | |
JPS5579583A (en) | Pulse signal sampling circuit | |
JPS54148413A (en) | Reproduction system for timing information | |
JPS5527602A (en) | Electron beam exposure device | |
JPS57168580A (en) | Picture processor | |
JPS57118452A (en) | Sampling system | |
JPS6461120A (en) | Phase synchronizing oscillator | |
JPS5647150A (en) | Received data control system |