JPS57168580A - Picture processor - Google Patents
Picture processorInfo
- Publication number
- JPS57168580A JPS57168580A JP56053284A JP5328481A JPS57168580A JP S57168580 A JPS57168580 A JP S57168580A JP 56053284 A JP56053284 A JP 56053284A JP 5328481 A JP5328481 A JP 5328481A JP S57168580 A JPS57168580 A JP S57168580A
- Authority
- JP
- Japan
- Prior art keywords
- data
- picture element
- picture
- signal
- compensation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 abstract 3
- 239000000872 buffer Substances 0.000 abstract 1
- 230000003111 delayed effect Effects 0.000 abstract 1
- 238000006073 displacement reaction Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T3/00—Geometric image transformations in the plane of the image
- G06T3/40—Scaling of whole images or parts thereof, e.g. expanding or contracting
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
- H04N1/40—Picture signal circuits
- H04N1/40068—Modification of image resolution, i.e. determining the values of picture elements at new relative positions
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Image Processing (AREA)
- Editing Of Facsimile Originals (AREA)
- Facsimile Image Signal Circuits (AREA)
Abstract
PURPOSE:To perform the displacement of a digital picture, the MTF compensation and the gradation compensation at one time, by using the same space data. CONSTITUTION:The picture signal D.IN which is sampled with every picture element and equalized is delayed by a degree equivalent to a line directly or via plural line buffers LB1-LB3 to be fed to space registers S1-S16. Thus the space data S.DATA is extracted within a specific picture element region. At the same time, the position state of a noticed picture element, i.e., an object of process is calculated by a calculating circuit and from the line synchronizing signal L.SYNC and the picture element clock CLK. Then the data is altered by the state signal SS and the data S.DATA and in accordance with the contents of process (process designating signal PC) which is designated by a data converting circuit 2. As a result, the varying magnification of a digital picture, the MTF compensation and the gradation compensation are carried out at one time.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56053284A JPS57168580A (en) | 1981-04-09 | 1981-04-09 | Picture processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56053284A JPS57168580A (en) | 1981-04-09 | 1981-04-09 | Picture processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57168580A true JPS57168580A (en) | 1982-10-16 |
Family
ID=12938427
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56053284A Pending JPS57168580A (en) | 1981-04-09 | 1981-04-09 | Picture processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57168580A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61236274A (en) * | 1985-04-12 | 1986-10-21 | Ricoh Co Ltd | Processing system for image data |
JPS62257276A (en) * | 1986-04-30 | 1987-11-09 | Ricoh Co Ltd | Variable power processor for image data |
JPS62261277A (en) * | 1986-05-07 | 1987-11-13 | Ricoh Co Ltd | Variable power processor for image data |
-
1981
- 1981-04-09 JP JP56053284A patent/JPS57168580A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61236274A (en) * | 1985-04-12 | 1986-10-21 | Ricoh Co Ltd | Processing system for image data |
JPS62257276A (en) * | 1986-04-30 | 1987-11-09 | Ricoh Co Ltd | Variable power processor for image data |
JPS62261277A (en) * | 1986-05-07 | 1987-11-13 | Ricoh Co Ltd | Variable power processor for image data |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FI861123A (en) | KOMPRESSION AV BILDELEMENT I EN VIDEOBILD AV REDUCERAD STORLEK. | |
ES2001271A6 (en) | Timing correction for a video signal processing system. | |
JPS54118723A (en) | Phase converter | |
ATE88586T1 (en) | VIDEO SIGNAL PROCESSING. | |
JPS6471274A (en) | Television signal processing system | |
DE3851068D1 (en) | Video processing. | |
JPS57168580A (en) | Picture processor | |
JPS5538757A (en) | Picture magnification/reduction system | |
JPS52120625A (en) | Video information processing unit | |
JPS5395518A (en) | Facsimile input system | |
JPS53136423A (en) | Network point processing system for picture signal | |
JPS5730084A (en) | Image data processor | |
JPS5679571A (en) | Picture size reducing and magnifying method and its device | |
DE68908049T2 (en) | Apparently line-synchronized write clock for picture-in-picture video applications. | |
JPS5690373A (en) | Digitizing processing system for binary pattern | |
JPS5563446A (en) | Clock control system in board inspection | |
EP0145602A3 (en) | Process for visualizing physical quantities variable in time and system for realizing said process | |
JPS5545247A (en) | Signal receiving unit | |
JPS5570167A (en) | Scanning picture recording system | |
JPS53118937A (en) | Screen data transmission system in information processing unit system | |
JPS641072A (en) | Picture processor | |
JPS54137244A (en) | Graphic display unit | |
JPS5679381A (en) | Video signal sampling circuit | |
JPS5332627A (en) | Multi-item input unit | |
JPS54109733A (en) | Synchronous control system for interface device |