JPS5538619A - Read-after-write check circuit - Google Patents
Read-after-write check circuitInfo
- Publication number
- JPS5538619A JPS5538619A JP10909978A JP10909978A JPS5538619A JP S5538619 A JPS5538619 A JP S5538619A JP 10909978 A JP10909978 A JP 10909978A JP 10909978 A JP10909978 A JP 10909978A JP S5538619 A JPS5538619 A JP S5538619A
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- address
- inputted
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Digital Magnetic Recording (AREA)
Abstract
PURPOSE: To lighten a burden of programing upon a microcomputer side and also to shorten check time by automatically making a check after a write to a magnetic medium not through the microcomputer.
CONSTITUTION: Read buffer setup signal Y10, when outputted, is latched in D-FF 15. At the timing of the output signal of this FF 15, data is outputted to data bus D1 and inputted to side A of data comparator circuit 11. At this time, it is compared with data inputted to side B and when A is equal to B, the output is latched by D-FF 14 and AND circuit 24 generates a clock for a count-up, thereby advancing the address of address counter 7 by one. On the other hand, when the address data in counter 7 is inputted to write data memory 9 through the change-over of address change-over circuit 8, the data is sent to bus D1. This is sent to data latch circuit 10 to prepare compared data. When signal Y10 is outputted again, the contents of data bus buffer 1 are compared with those of circuit 10 by circuit 11. This operation is repeated and when A differs from B, alarm interruption signal Y9 is sent out.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10909978A JPS5538619A (en) | 1978-09-07 | 1978-09-07 | Read-after-write check circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10909978A JPS5538619A (en) | 1978-09-07 | 1978-09-07 | Read-after-write check circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5538619A true JPS5538619A (en) | 1980-03-18 |
Family
ID=14501548
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10909978A Pending JPS5538619A (en) | 1978-09-07 | 1978-09-07 | Read-after-write check circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5538619A (en) |
-
1978
- 1978-09-07 JP JP10909978A patent/JPS5538619A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56160157A (en) | Bit clock reproducing circuit | |
JPS5466111A (en) | Time code write system | |
JPS54143110A (en) | Pcm signal tape cutting device | |
JPS55149084A (en) | Clock apparatus | |
JPS5538619A (en) | Read-after-write check circuit | |
JPS5443630A (en) | Memory access control system | |
JPS5570997A (en) | Error bit check system for read only memory | |
JPS5685130A (en) | Rom access circuit | |
JPS567143A (en) | Data converting circuit | |
JPS5690358A (en) | Computer having programmable read-only memory | |
JPS5538668A (en) | Memory unit | |
JPS5764396A (en) | Multi-processor | |
JPS5641600A (en) | Detection system for memory capacity | |
JPS54131831A (en) | Memory unit | |
JPS5622292A (en) | Memory element | |
JPS5453839A (en) | Magnetic bubble memory | |
JPS52149049A (en) | Unit price setting method and writing unit for electronic register | |
JPS57135496A (en) | P-rom compensating circuit | |
JPS57158079A (en) | Address control system | |
JPS51131237A (en) | Electronic register | |
JPS5487029A (en) | Information transfer system | |
JPS5534313A (en) | Memory device | |
JPS6473437A (en) | Memory write protection circuit | |
JPS5640952A (en) | Microprogram control system | |
JPS554604A (en) | Buffer register |