JPS553604A - Packaging method of resistance element for integrated circuit - Google Patents
Packaging method of resistance element for integrated circuitInfo
- Publication number
- JPS553604A JPS553604A JP7414478A JP7414478A JPS553604A JP S553604 A JPS553604 A JP S553604A JP 7414478 A JP7414478 A JP 7414478A JP 7414478 A JP7414478 A JP 7414478A JP S553604 A JPS553604 A JP S553604A
- Authority
- JP
- Japan
- Prior art keywords
- resistance elements
- terminals
- integrated circuit
- resistance element
- hexangle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title 1
- 238000004806 packaging method and process Methods 0.000 title 1
- 238000009792 diffusion process Methods 0.000 abstract 1
- 230000010354 integration Effects 0.000 abstract 1
- 230000003071 parasitic effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0802—Resistors only
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
PURPOSE:To provide easy slicing by reducing interconnection to a minimum by locating the respective terminals of each resistance around the centrel portion f a set of resistance elements when a set of resistance elements for a master slice is formed by use of a plurality of resistances. CONSTITUTION:When a set of resistance elements for a master slice is constructed with three diffusion resistance elements 1-3, the terminals A-C of each element are positioned in the lump around a central portion in such a manner that a hexangle is formed with six terminals. In such arrangement, the interconnection is accommodated within the hexangle, so that it is not necessary to bring then out. Accordingly, the slicing becomes easy and the degree of integration is greatly improved because useless areas, disconnection of wiring and generation of parasitic effect can be avoided.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7414478A JPS553604A (en) | 1978-06-21 | 1978-06-21 | Packaging method of resistance element for integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7414478A JPS553604A (en) | 1978-06-21 | 1978-06-21 | Packaging method of resistance element for integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS553604A true JPS553604A (en) | 1980-01-11 |
Family
ID=13538677
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7414478A Pending JPS553604A (en) | 1978-06-21 | 1978-06-21 | Packaging method of resistance element for integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS553604A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0136869A2 (en) * | 1983-09-20 | 1985-04-10 | Fujitsu Limited | A resistance ladder network |
JPS6082601U (en) * | 1983-11-11 | 1985-06-07 | 株式会社日立製作所 | Airtight optical connector |
JPS60112327A (en) * | 1983-11-22 | 1985-06-18 | Sharp Corp | Digital/analog converter of mos integrated circuit |
-
1978
- 1978-06-21 JP JP7414478A patent/JPS553604A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0136869A2 (en) * | 1983-09-20 | 1985-04-10 | Fujitsu Limited | A resistance ladder network |
JPS6065629A (en) * | 1983-09-20 | 1985-04-15 | Fujitsu Ltd | Resistor ladder circuit network |
JPH0548010B2 (en) * | 1983-09-20 | 1993-07-20 | Fujitsu Ltd | |
JPS6082601U (en) * | 1983-11-11 | 1985-06-07 | 株式会社日立製作所 | Airtight optical connector |
JPS60112327A (en) * | 1983-11-22 | 1985-06-18 | Sharp Corp | Digital/analog converter of mos integrated circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5335451A (en) | Small size desk type calculator | |
JPS56165371A (en) | Semiconductor device | |
JPS553604A (en) | Packaging method of resistance element for integrated circuit | |
JPS55163859A (en) | Manufacture of semiconductor device | |
JPS5391680A (en) | Semiconductor device | |
JPS553605A (en) | Packaging method of resistance element for integrated circuit | |
JPS5417666A (en) | Lead frame | |
JPS57206966A (en) | General-purpose program input and output device | |
JPS5553440A (en) | Large-scale integrated circuit | |
JPS5325382A (en) | Wiring method of lsi | |
JPS53127285A (en) | Semiconductor integrated circuit device | |
JPS55165668A (en) | Semiconductor integrated circuit device | |
JPS52104882A (en) | Manufacture of semiconductor device | |
JPS6489537A (en) | Lsi | |
JPS52110494A (en) | Wiring system in electric circuit | |
JPS53100767A (en) | Production of semiconductor device | |
JPS538749A (en) | Gas insulating machine and apparatus | |
JPS5715440A (en) | Semiconductor device | |
JPS54147788A (en) | Semiconductor device of master slice system | |
JPS564265A (en) | Semiconductor integrated circuit device | |
JPS5317233A (en) | Device assignment system | |
JPS57176744A (en) | Semiconductor device | |
JPS5345982A (en) | Manufacture of semiconductor device | |
JPS53129584A (en) | Connection method of integrated circuit | |
JPS5371772A (en) | Simulation load system of sequence controller |