JPS6489537A - Lsi - Google Patents

Lsi

Info

Publication number
JPS6489537A
JPS6489537A JP24754987A JP24754987A JPS6489537A JP S6489537 A JPS6489537 A JP S6489537A JP 24754987 A JP24754987 A JP 24754987A JP 24754987 A JP24754987 A JP 24754987A JP S6489537 A JPS6489537 A JP S6489537A
Authority
JP
Japan
Prior art keywords
type semiconductor
row
cell
type
column directions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP24754987A
Other languages
Japanese (ja)
Inventor
Akiyasu Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP24754987A priority Critical patent/JPS6489537A/en
Publication of JPS6489537A publication Critical patent/JPS6489537A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/118Masterslice integrated circuits
    • H01L27/11803Masterslice integrated circuits using field effect technology
    • H01L27/11807CMOS gate arrays

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

PURPOSE:To shorten wiring lengths by arranging both P-type semiconductor cells and N-type semiconductor cells so that each type of cell relatively neighbors in both row and column directions. CONSTITUTION:P-type semiconductor cells and N-type semiconductor cells are so arranged that each type of cell relatively neighbors in both row and column directions, or a pattern of P, N, P, N... in the row direction and a pattern of N, P, N, P... appear. According to the constitution, it is possible to make connections between the P-type semiconductor cell and the N-type semiconductor cell in both row and column directions, thereby allowing formation of a flip-flop, etc., in either direction, lengthwise or widthwise. Hence, when forming a flip-flop, etc., wiring lengths can be shortened, whereby a delay time can be reduced.
JP24754987A 1987-09-30 1987-09-30 Lsi Pending JPS6489537A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24754987A JPS6489537A (en) 1987-09-30 1987-09-30 Lsi

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24754987A JPS6489537A (en) 1987-09-30 1987-09-30 Lsi

Publications (1)

Publication Number Publication Date
JPS6489537A true JPS6489537A (en) 1989-04-04

Family

ID=17165149

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24754987A Pending JPS6489537A (en) 1987-09-30 1987-09-30 Lsi

Country Status (1)

Country Link
JP (1) JPS6489537A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0316174A (en) * 1989-03-17 1991-01-24 Kawasaki Steel Corp Fundamental cell and arrangement structure of fundamental cells
US5444275A (en) * 1990-07-10 1995-08-22 Kawasaki Steel Corporation Radial gate array cell
US5635744A (en) * 1994-09-08 1997-06-03 Mitsubushi Denki Kabushiki Kaisha Semiconductor memory and semiconductor device having SOI structure
US5957149A (en) * 1997-06-25 1999-09-28 Karg; Jeffrey A. Fluid diverter valve

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0316174A (en) * 1989-03-17 1991-01-24 Kawasaki Steel Corp Fundamental cell and arrangement structure of fundamental cells
US5444275A (en) * 1990-07-10 1995-08-22 Kawasaki Steel Corporation Radial gate array cell
US5635744A (en) * 1994-09-08 1997-06-03 Mitsubushi Denki Kabushiki Kaisha Semiconductor memory and semiconductor device having SOI structure
US5773865A (en) * 1994-09-08 1998-06-30 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory and semiconductor device having SOI structure
US5957149A (en) * 1997-06-25 1999-09-28 Karg; Jeffrey A. Fluid diverter valve

Similar Documents

Publication Publication Date Title
EP0342131A3 (en) Gate array device having macro cells for forming master and slave cells of master-slave flip-flop circuit
PH23180A (en) Toy building block for construction
JPS5477543A (en) Reading exclusive memory unit
IE822222L (en) Manufacture of integrated circuits by master slice methods
KR890004879B1 (en) Master-slcie type semiconductor integrated circuit device
KR900002564A (en) Standard Cell
JPS6455841A (en) Semiconductor integrated circuit device
KR840006560A (en) Master Slice Semiconductor Device
JPS6489537A (en) Lsi
UST100501I4 (en) Integrated circuit layout utilizing separated active circuit and wiring regions
JPS57121250A (en) Semiconductor integrated circuit
JPS5350686A (en) Production of semiconductor integrated circuit
EP0827207A3 (en) Gate array LSI
EP0338817A3 (en) Semiconductor integrated circuit device and method of producing the same using master slice approach
JPS55115352A (en) Clock distributing circuit of ic device
JPS57183048A (en) Semiconductor integrated circuit device
KR940001393B1 (en) Standard cell
JPS5345987A (en) Semiconductor integrated circuit element
JPS57111045A (en) Laying out method for integrated circuit cell
GB1451960A (en) Power transistors
JPS6427257A (en) Cmos type standard cell
JPS63306641A (en) Semiconductor integrated circuit
JPS60158644A (en) Large scale integrated circuit device
JPS61133643A (en) Manufacture of integrated circuit
JPS6419743A (en) Semiconductor integrated circuit