JPS55153353A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS55153353A JPS55153353A JP6123179A JP6123179A JPS55153353A JP S55153353 A JPS55153353 A JP S55153353A JP 6123179 A JP6123179 A JP 6123179A JP 6123179 A JP6123179 A JP 6123179A JP S55153353 A JPS55153353 A JP S55153353A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- circuits
- output terminals
- test
- individually
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49112—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting a common bonding area on the semiconductor or solid-state body to different bonding areas outside the body, e.g. diverging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
Abstract
PURPOSE:To enable performance of an individual test with a measuring probe touched to a pad when testing two circuits connected in parallel by providing an individual input terminal pad for each circuit and also by connecting output terminals collectively. CONSTITUTION:For the two parallel circuits required to test individually, the input and output terminals are composed of as follows. When No.1, as A circuit, and No.2 as B circuit, are provided on a semiconductor substrate 3, input pard 4 and 4' are provided independently, and they are connected to circuits 1 and 2 with wirings 5 and 5' respectively. Also the output terminals are combined in one using wirings 6 and 6' and are connected to the other circuit not illustrated in the diagram with a wiring 7. When the circuits 1 and 2 are going to be tested individually after they have been composed as above, measuring probes 10 and 10' are put on the pads 4 and 4' respectively, and the prescribed test is performed individually.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6123179A JPS55153353A (en) | 1979-05-18 | 1979-05-18 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6123179A JPS55153353A (en) | 1979-05-18 | 1979-05-18 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55153353A true JPS55153353A (en) | 1980-11-29 |
Family
ID=13165232
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6123179A Pending JPS55153353A (en) | 1979-05-18 | 1979-05-18 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55153353A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59227154A (en) * | 1983-06-08 | 1984-12-20 | Hitachi Ltd | Semiconductor integrated circuit device |
-
1979
- 1979-05-18 JP JP6123179A patent/JPS55153353A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59227154A (en) * | 1983-06-08 | 1984-12-20 | Hitachi Ltd | Semiconductor integrated circuit device |
JPH0563943B2 (en) * | 1983-06-08 | 1993-09-13 | Hitachi Ltd |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5661136A (en) | Semiconductor test equipment | |
JPS647635A (en) | Semiconductor integrated circuit device with gate array and memory | |
DE3174062D1 (en) | Testing embedded arrays in large scale integrated circuits | |
GB1414013A (en) | Testing of electrical interconnection networks on substrates | |
EP0285799A3 (en) | Device for the functional electric testing of wiring arrays, in particular of circuit boards | |
JPS57106062A (en) | Package for integrated circuit | |
JPS55153353A (en) | Semiconductor device | |
HUP9901931A2 (en) | Equipment for electric test of printed circuit boards | |
ATE49303T1 (en) | EQUIPMENT FOR FUNCTIONAL TESTING OF INTEGRATED CIRCUITS. | |
JPS5378859A (en) | Automatic measuring and testing system | |
JPS57128938A (en) | Device for measuring characteristic of semiconductor | |
JPS5440082A (en) | Semiconductor test device | |
JPS5727041A (en) | Large-scale integrated circuit having testing function | |
JPS6467931A (en) | Integrated circuit | |
JPS577136A (en) | Inspection of semiconductor device | |
JPS5788759A (en) | Wiring method for active matrix substrate | |
JPS5481078A (en) | Test method for wafer using wafer carrier | |
JPS55130137A (en) | Inspection method of semiconductor wafer and probe card | |
JP2942353B2 (en) | Test method and test circuit for semiconductor device | |
JPS6439743A (en) | Container for integrated circuit | |
JPS5690271A (en) | Testing method for logic device | |
JPS574559A (en) | Testing method of integrated circuit | |
JPS5444480A (en) | Package for integrated circuit | |
JPS56138934A (en) | Testing device | |
JPS5957175A (en) | Measurement of integrated circuit |