JPS55153197A - Error byte detecting circuit of memory unit - Google Patents
Error byte detecting circuit of memory unitInfo
- Publication number
- JPS55153197A JPS55153197A JP5932079A JP5932079A JPS55153197A JP S55153197 A JPS55153197 A JP S55153197A JP 5932079 A JP5932079 A JP 5932079A JP 5932079 A JP5932079 A JP 5932079A JP S55153197 A JPS55153197 A JP S55153197A
- Authority
- JP
- Japan
- Prior art keywords
- error
- byte
- counter
- signal
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To make it easy to detect an error byte position and its cause position by providing the method of indicating a byte position where a parity error is happening by testing data.
CONSTITUTION: If data read out from buffer memory 1 has an error, register error signal 5 is generated, and consequently byte counter 8 operates to decide byte error 5' at the assigned byte position while counter 8 is made to count up in case no error. When an error is found, test pattern generating circuit 7 is put into operation to write a test pattern at the byte position of read register 3 assigned by counter 8, so that parity check circuit 4 will make a decision by byte error signal 5' in sequence. When signal 5' is generated, a byte marked by register 3 is considered to has an error. When signal 5' is not generated, the read operation of memory 1 is faulty. After an error log, circuit 7 recovers and counter 8 is made to count up by one, thereby repeating the above-mentioned operation.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5932079A JPS55153197A (en) | 1979-05-15 | 1979-05-15 | Error byte detecting circuit of memory unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5932079A JPS55153197A (en) | 1979-05-15 | 1979-05-15 | Error byte detecting circuit of memory unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55153197A true JPS55153197A (en) | 1980-11-28 |
Family
ID=13109942
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5932079A Pending JPS55153197A (en) | 1979-05-15 | 1979-05-15 | Error byte detecting circuit of memory unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55153197A (en) |
-
1979
- 1979-05-15 JP JP5932079A patent/JPS55153197A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910012924A (en) | Bus monitor to selectively catch errors that occur independently from multiple sources | |
JPS5537654A (en) | Information processor | |
JPS55153197A (en) | Error byte detecting circuit of memory unit | |
JPS5792499A (en) | Directory device | |
JPS56165989A (en) | Memory patrol system | |
JPS5694598A (en) | Memory error correction control system | |
JPS6450148A (en) | Memory resetting circuit | |
JPS55163697A (en) | Memory device | |
JPS5348637A (en) | Error detection method for program | |
JPS5593596A (en) | Memory unit | |
JPS5320823A (en) | Memory unit test system | |
JPS5792498A (en) | Error detecting circuit of read-only memory system | |
EP0392563A3 (en) | Microcode testing method and apparatus therefor | |
JPS5637899A (en) | Memory malfunction detection system | |
JPS6462736A (en) | Error detecting circuit | |
JPS55138666A (en) | Ic testing apparatus | |
JPS5353932A (en) | Fault detection system for memory address line | |
JPS55139699A (en) | Error detection system of memory unit | |
JPS5683900A (en) | Buffer recording device | |
JPS5648000A (en) | Information processor | |
JPS5245358A (en) | Device for determining normal values of plant data | |
JPS57146349A (en) | Discriminating method of performance of check circuit | |
JPS5542343A (en) | Control system for memory unit | |
JPS5617442A (en) | Parity error processing system | |
JPS56119997A (en) | Parity checking system of memory device |