|
US4171536A
(en)
*
|
1976-05-03 |
1979-10-16 |
International Business Machines Corporation |
Microprocessor system
|
|
JPS53121441A
(en)
*
|
1977-03-31 |
1978-10-23 |
Toshiba Corp |
Duplicated information processor
|
|
US4158235A
(en)
*
|
1977-04-18 |
1979-06-12 |
Burroughs Corporation |
Multi port time-shared associative buffer storage pool
|
|
US4237532A
(en)
*
|
1977-09-02 |
1980-12-02 |
Sperry Corporation |
Table driven decision and control logic for digital computers
|
|
US4136386A
(en)
*
|
1977-10-06 |
1979-01-23 |
International Business Machines Corporation |
Backing store access coordination in a multi-processor system
|
|
GB1601955A
(en)
*
|
1977-10-21 |
1981-11-04 |
Marconi Co Ltd |
Data processing systems
|
|
GB2008817B
(en)
*
|
1977-11-22 |
1982-11-10 |
Honeywell Inf Systems |
Data processing systems including cache stores
|
|
US4142234A
(en)
*
|
1977-11-28 |
1979-02-27 |
International Business Machines Corporation |
Bias filter memory for filtering out unnecessary interrogations of cache directories in a multiprocessor system
|
|
JPS5849945B2
(ja)
*
|
1977-12-29 |
1983-11-08 |
富士通株式会社 |
バツフア合せ方式
|
|
US4373179A
(en)
*
|
1978-06-26 |
1983-02-08 |
Fujitsu Limited |
Dynamic address translation system
|
|
FR2430637A1
(fr)
*
|
1978-07-06 |
1980-02-01 |
Cii Honeywell Bull |
Procede et dispositif pour garantir la coherence des informations entre des caches et d'autres memoires d'un systeme de traitement de l'information travaillant en multitraitement
|
|
US4228503A
(en)
*
|
1978-10-02 |
1980-10-14 |
Sperry Corporation |
Multiplexed directory for dedicated cache memory system
|
|
DE2947115A1
(de)
*
|
1978-12-11 |
1980-06-26 |
Honeywell Inf Systems |
Loeschanordnung fuer einen cache- speicher eines prozessors in einem multiprozessorsystem
|
|
US4257097A
(en)
*
|
1978-12-11 |
1981-03-17 |
Bell Telephone Laboratories, Incorporated |
Multiprocessor system with demand assignable program paging stores
|
|
US4296475A
(en)
*
|
1978-12-19 |
1981-10-20 |
U.S. Philips Corporation |
Word-organized, content-addressable memory
|
|
JPS55134459A
(en)
*
|
1979-04-06 |
1980-10-20 |
Hitachi Ltd |
Data processing system
|
|
DE2935135C2
(de)
*
|
1979-08-30 |
1983-01-20 |
Siemens AG, 1000 Berlin und 8000 München |
Schaltungsanordnung zum Verarbeiten von Daten in einer aus Zentralprozessor, Arbeitsspeicher und dazwischen angeordnetem Pufferspeicher bestehenden Datenverarbeitungsanlage
|
|
US4291196A
(en)
*
|
1979-11-06 |
1981-09-22 |
Frederick Electronics Corp. |
Circuit for handling conversation data in a distributed processing telex exchange
|
|
US4471429A
(en)
*
|
1979-12-14 |
1984-09-11 |
Honeywell Information Systems, Inc. |
Apparatus for cache clearing
|
|
FR2472232B1
(fr)
*
|
1979-12-14 |
1988-04-22 |
Honeywell Inf Systems |
Dispositif et procede d'effacement d'antememoire
|
|
US4322795A
(en)
*
|
1980-01-24 |
1982-03-30 |
Honeywell Information Systems Inc. |
Cache memory utilizing selective clearing and least recently used updating
|
|
US4345309A
(en)
*
|
1980-01-28 |
1982-08-17 |
Digital Equipment Corporation |
Relating to cached multiprocessor system with pipeline timing
|
|
US4349871A
(en)
*
|
1980-01-28 |
1982-09-14 |
Digital Equipment Corporation |
Duplicate tag store for cached multiprocessor system
|
|
FR2479532B1
(fr)
*
|
1980-04-01 |
1986-09-19 |
Bull Sa |
Procede et dispositif pour gerer les transferts d'informations entre un ensemble memoire et les differentes unites de traitement d'un systeme de traitement numerique de l'information
|
|
US4399506A
(en)
*
|
1980-10-06 |
1983-08-16 |
International Business Machines Corporation |
Store-in-cache processor means for clearing main storage
|
|
US4394731A
(en)
*
|
1980-11-10 |
1983-07-19 |
International Business Machines Corporation |
Cache storage line shareability control for a multiprocessor system
|
|
US4410944A
(en)
*
|
1981-03-24 |
1983-10-18 |
Burroughs Corporation |
Apparatus and method for maintaining cache memory integrity in a shared memory environment
|
|
US4445174A
(en)
*
|
1981-03-31 |
1984-04-24 |
International Business Machines Corporation |
Multiprocessing system including a shared cache
|
|
US4821184A
(en)
*
|
1981-05-22 |
1989-04-11 |
Data General Corporation |
Universal addressing system for a digital data processing system
|
|
US4525777A
(en)
*
|
1981-08-03 |
1985-06-25 |
Honeywell Information Systems Inc. |
Split-cycle cache system with SCU controlled cache clearing during cache store access period
|
|
US4420807A
(en)
*
|
1981-08-31 |
1983-12-13 |
International Business Machines Corporation |
Selectively holding data in a buffer for defective backing store tracks
|
|
US4504902A
(en)
*
|
1982-03-25 |
1985-03-12 |
At&T Bell Laboratories |
Cache arrangement for direct memory access block transfer
|
|
JPS5948879A
(ja)
*
|
1982-09-10 |
1984-03-21 |
Hitachi Ltd |
記憶制御方式
|
|
WO1984002799A1
(en)
*
|
1982-12-30 |
1984-07-19 |
Ibm |
A hierarchical memory system including separate cache memories for storing data and instructions
|
|
JPS6093563A
(ja)
*
|
1983-10-27 |
1985-05-25 |
Hitachi Ltd |
バツフア記憶制御方式
|
|
JPS60138653A
(ja)
*
|
1983-12-27 |
1985-07-23 |
Hitachi Ltd |
階層記憶制御方式
|
|
US4881164A
(en)
*
|
1983-12-30 |
1989-11-14 |
International Business Machines Corporation |
Multi-microprocessor for controlling shared memory
|
|
JPH0760422B2
(ja)
*
|
1983-12-30 |
1995-06-28 |
株式会社日立製作所 |
記憶ロツク方式
|
|
DE3582506D1
(de)
*
|
1984-02-10 |
1991-05-23 |
Prime Computer Inc |
Cache-kohaerenz-anordnung.
|
|
US5581732A
(en)
*
|
1984-03-10 |
1996-12-03 |
Encore Computer, U.S., Inc. |
Multiprocessor system with reflective memory data transfer device
|
|
US5255369A
(en)
*
|
1984-03-10 |
1993-10-19 |
Encore Computer U.S., Inc. |
Multiprocessor system with reflective memory data transfer device
|
|
GB2156554B
(en)
*
|
1984-03-10 |
1987-07-29 |
Rediffusion Simulation Ltd |
Processing system with shared data
|
|
JP2609220B2
(ja)
*
|
1985-03-15 |
1997-05-14 |
ソニー株式会社 |
マルチ・プロセツサ・システム
|
|
JPS62202247A
(ja)
*
|
1985-11-25 |
1987-09-05 |
Nec Corp |
キヤツシユメモリ内容一致処理方式
|
|
US5146607A
(en)
*
|
1986-06-30 |
1992-09-08 |
Encore Computer Corporation |
Method and apparatus for sharing information between a plurality of processing units
|
|
US4958273A
(en)
*
|
1987-08-26 |
1990-09-18 |
International Business Machines Corporation |
Multiprocessor system architecture with high availability
|
|
JPS6476345A
(en)
*
|
1987-09-18 |
1989-03-22 |
Fujitsu Ltd |
Disk cache control system
|
|
KR920001282B1
(ko)
*
|
1987-10-02 |
1992-02-10 |
가부시키가이샤 히타치세이사쿠쇼 |
버퍼메모리 제어장치
|
|
JPH07111713B2
(ja)
*
|
1988-02-24 |
1995-11-29 |
富士通株式会社 |
構成変更制御方式
|
|
JPH0754484B2
(ja)
*
|
1988-06-17 |
1995-06-07 |
株式会社日立製作所 |
複数のプロセッサを有する計算機システムの記憶制御装置
|
|
US5025365A
(en)
*
|
1988-11-14 |
1991-06-18 |
Unisys Corporation |
Hardware implemented cache coherency protocol with duplicated distributed directories for high-performance multiprocessors
|
|
US5148533A
(en)
*
|
1989-01-05 |
1992-09-15 |
Bull Hn Information Systems Inc. |
Apparatus and method for data group coherency in a tightly coupled data processing system with plural execution and data cache units
|
|
JPH0748191B2
(ja)
*
|
1989-08-10 |
1995-05-24 |
株式会社日立製作所 |
バッファ記憶制御装置
|
|
EP0567708A1
(en)
*
|
1992-04-30 |
1993-11-03 |
International Business Machines Corporation |
Apparatus for optimizing cache memory invalidation
|
|
US5717942A
(en)
*
|
1994-12-27 |
1998-02-10 |
Unisys Corporation |
Reset for independent partitions within a computer system
|
|
US5603005A
(en)
*
|
1994-12-27 |
1997-02-11 |
Unisys Corporation |
Cache coherency scheme for XBAR storage structure with delayed invalidates until associated write request is executed
|
|
US5701313A
(en)
*
|
1995-02-24 |
1997-12-23 |
Unisys Corporation |
Method and apparatus for removing soft errors from a memory
|
|
US5511164A
(en)
*
|
1995-03-01 |
1996-04-23 |
Unisys Corporation |
Method and apparatus for determining the source and nature of an error within a computer system
|
|
US6279098B1
(en)
|
1996-12-16 |
2001-08-21 |
Unisys Corporation |
Method of and apparatus for serial dynamic system partitioning
|
|
US5875201A
(en)
*
|
1996-12-30 |
1999-02-23 |
Unisys Corporation |
Second level cache having instruction cache parity error control
|
|
US5960455A
(en)
*
|
1996-12-30 |
1999-09-28 |
Unisys Corporation |
Scalable cross bar type storage controller
|
|
US5970253A
(en)
*
|
1997-01-09 |
1999-10-19 |
Unisys Corporation |
Priority logic for selecting and stacking data
|
|
US5822766A
(en)
*
|
1997-01-09 |
1998-10-13 |
Unisys Corporation |
Main memory interface for high speed data transfer
|
|
US5860093A
(en)
*
|
1997-01-21 |
1999-01-12 |
Unisys Corporation |
Reduced instruction processor/storage controller interface
|
|
US5940466A
(en)
*
|
1997-10-29 |
1999-08-17 |
Micron Electronics, Inc. |
Apparatus for counting parts in a tray
|
|
US6282589B1
(en)
|
1998-07-30 |
2001-08-28 |
Micron Technology, Inc. |
System for sharing data buffers from a buffer pool
|
|
US6161153A
(en)
*
|
1998-07-30 |
2000-12-12 |
Micron Technology, Inc. |
Method for sharing data buffers from a buffer pool
|
|
US7069391B1
(en)
|
2000-08-30 |
2006-06-27 |
Unisys Corporation |
Method for improved first level cache coherency
|
|
US6697925B1
(en)
|
2000-12-22 |
2004-02-24 |
Unisys Corporation |
Use of a cache ownership mechanism to synchronize multiple dayclocks
|
|
US7035908B1
(en)
*
|
2001-07-26 |
2006-04-25 |
Lsi Logic Corporation |
Method for multiprocessor communication within a shared memory architecture
|
|
US6785775B1
(en)
|
2002-03-19 |
2004-08-31 |
Unisys Corporation |
Use of a cache coherency mechanism as a doorbell indicator for input/output hardware queues
|
|
KR100772379B1
(ko)
*
|
2005-09-23 |
2007-11-01 |
삼성전자주식회사 |
외부 메모리 장치, 그 영상 데이터 저장 방법, 이를 이용한영상 처리 장치
|
