JPH1174399A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH1174399A
JPH1174399A JP9232095A JP23209597A JPH1174399A JP H1174399 A JPH1174399 A JP H1174399A JP 9232095 A JP9232095 A JP 9232095A JP 23209597 A JP23209597 A JP 23209597A JP H1174399 A JPH1174399 A JP H1174399A
Authority
JP
Japan
Prior art keywords
wiring
semiconductor device
wirings
insulating layer
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9232095A
Other languages
English (en)
Japanese (ja)
Inventor
Masaki Watanabe
正樹 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP9232095A priority Critical patent/JPH1174399A/ja
Priority to KR1019980022313A priority patent/KR19990023154A/ko
Priority to DE19828486A priority patent/DE19828486A1/de
Publication of JPH1174399A publication Critical patent/JPH1174399A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP9232095A 1997-08-28 1997-08-28 半導体装置 Pending JPH1174399A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP9232095A JPH1174399A (ja) 1997-08-28 1997-08-28 半導体装置
KR1019980022313A KR19990023154A (ko) 1997-08-28 1998-06-15 반도체 장치
DE19828486A DE19828486A1 (de) 1997-08-28 1998-06-25 Halbleiterbauelement

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9232095A JPH1174399A (ja) 1997-08-28 1997-08-28 半導体装置

Publications (1)

Publication Number Publication Date
JPH1174399A true JPH1174399A (ja) 1999-03-16

Family

ID=16933934

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9232095A Pending JPH1174399A (ja) 1997-08-28 1997-08-28 半導体装置

Country Status (3)

Country Link
JP (1) JPH1174399A (ko)
KR (1) KR19990023154A (ko)
DE (1) DE19828486A1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7329818B2 (en) 2004-08-30 2008-02-12 Hirose Electric Co., Ltd. Transmission circuit board

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10052452A1 (de) * 2000-10-23 2002-05-08 Siemens Ag Halbleiter-Anordnung und Verfahren zur Herstellung von derartigen Halbleiter-Anordnungen
US6556454B1 (en) * 2000-10-31 2003-04-29 Agilent Technologies, Inc. High density contact arrangement

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7329818B2 (en) 2004-08-30 2008-02-12 Hirose Electric Co., Ltd. Transmission circuit board

Also Published As

Publication number Publication date
DE19828486A1 (de) 1999-03-11
KR19990023154A (ko) 1999-03-25

Similar Documents

Publication Publication Date Title
US10134663B2 (en) Semiconductor device
JP4071914B2 (ja) 半導体素子及びこれを用いた半導体装置
JP4606849B2 (ja) デカップリングコンデンサを有する半導体チップパッケージ及びその製造方法
JP2988075B2 (ja) 半導体装置
JP2003110084A (ja) 半導体装置
JPWO2009048154A1 (ja) 半導体装置及びその設計方法
JP3063846B2 (ja) 半導体装置
JPH06163794A (ja) メタルコアタイプの多層リードフレーム
US11101206B2 (en) Semiconductor device and electronic device
JP2904123B2 (ja) 多層フィルムキャリアの製造方法
TWI770287B (zh) 半導體裝置
TWI245380B (en) Semiconductor device
JPH1174399A (ja) 半導体装置
JP2803656B2 (ja) 半導体装置
JP3090115B2 (ja) 半導体装置およびその製造方法
JP3869220B2 (ja) 半導体装置
JP2001148457A (ja) 高周波用半導体装置
JP2002270723A (ja) 半導体装置、半導体チップおよび実装基板
JP2005101186A (ja) 積層型半導体集積回路
JP4000815B2 (ja) 半導体装置
JP2002170920A (ja) フリップチップ装置
JP2003124430A (ja) 集積回路装置および集積回路用コンデンサ
JP4640950B2 (ja) 半導体装置
JP2001168227A (ja) 多ピン・ボールグリッドアレイ・パッケージ用の基板、多ピン・ボールグリッドアレイ・パッケージ及び半導体装置
JP3645701B2 (ja) 半導体装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees
S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371