JPH11507482A - 局所デスキュー・クロック発生器回路を使用したクロック分配ネットワーク - Google Patents

局所デスキュー・クロック発生器回路を使用したクロック分配ネットワーク

Info

Publication number
JPH11507482A
JPH11507482A JP9501936A JP50193697A JPH11507482A JP H11507482 A JPH11507482 A JP H11507482A JP 9501936 A JP9501936 A JP 9501936A JP 50193697 A JP50193697 A JP 50193697A JP H11507482 A JPH11507482 A JP H11507482A
Authority
JP
Japan
Prior art keywords
clock
clock signal
tree
branch
distribution network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9501936A
Other languages
English (en)
Japanese (ja)
Inventor
ヤング，イアン・エイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of JPH11507482A publication Critical patent/JPH11507482A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
JP9501936A 1995-06-07 1996-06-07 局所デスキュー・クロック発生器回路を使用したクロック分配ネットワーク Pending JPH11507482A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/486,935 US6229861B1 (en) 1995-06-07 1995-06-07 Clock distribution network utilizing local deskewing clock generator circuitry
US08/486,935 1995-06-07
PCT/US1996/009663 WO1996041443A1 (en) 1995-06-07 1996-06-07 Clock distribution network utilizing local deskewing clock generator circuitry

Publications (1)

Publication Number Publication Date
JPH11507482A true JPH11507482A (ja) 1999-06-29

Family

ID=23933717

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9501936A Pending JPH11507482A (ja) 1995-06-07 1996-06-07 局所デスキュー・クロック発生器回路を使用したクロック分配ネットワーク

Country Status (8)

Country Link
US (1) US6229861B1 (OSRAM)
EP (1) EP0830761A1 (OSRAM)
JP (1) JPH11507482A (OSRAM)
KR (1) KR100288183B1 (OSRAM)
AU (1) AU6164296A (OSRAM)
IL (1) IL122413A (OSRAM)
TW (1) TW304318B (OSRAM)
WO (1) WO1996041443A1 (OSRAM)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW419901B (en) * 1997-06-27 2001-01-21 Hitachi Ltd Phase-locked ring circuit, data processing device and data process system
US6137316A (en) * 1998-06-09 2000-10-24 Siemens Aktiengesellschaft Integrated circuit with improved off chip drivers
US6460165B1 (en) * 1999-06-17 2002-10-01 University Of Rochester Model for simulating tree structured VLSI interconnect
US6556249B1 (en) * 1999-09-07 2003-04-29 Fairchild Semiconductors, Inc. Jitter cancellation technique for video clock recovery circuitry
US6731667B1 (en) 1999-11-18 2004-05-04 Anapass Inc. Zero-delay buffer circuit for a spread spectrum clock system and method therefor
KR100331566B1 (ko) * 2000-01-22 2002-04-06 윤종용 클럭 동기 회로 및 이를 구비하는 반도체 장치
US6536024B1 (en) * 2000-07-14 2003-03-18 International Business Machines Corporation Method for making integrated circuits having gated clock trees
US6650161B2 (en) * 2000-12-28 2003-11-18 Intel Corporation Clock distribution network having regulated power supply
US7174475B2 (en) * 2001-02-16 2007-02-06 Agere Systems Inc. Method and apparatus for distributing a self-synchronized clock to nodes on a chip
US6536025B2 (en) * 2001-05-14 2003-03-18 Intel Corporation Receiver deskewing of multiple source synchronous bits from a parallel bus
US7136443B2 (en) * 2001-10-26 2006-11-14 International Business Machines Corporation Sample selection and data alignment circuit
US6701507B1 (en) * 2001-12-14 2004-03-02 Sequence Design, Inc. Method for determining a zero-skew buffer insertion point
KR100454126B1 (ko) * 2002-01-15 2004-10-26 삼성전자주식회사 분리된 클록 라인을 구비한 정보 처리 시스템
US6657484B1 (en) 2002-05-30 2003-12-02 Texas Instruments Incorporated System and method for decoupling capacitance for an integrated circuit chip
US6703884B2 (en) 2002-05-30 2004-03-09 Texas Instruments Incorporated System and method for distributing a reference clock in an integrated circuit using filtered power supply line
US6882195B2 (en) * 2002-07-12 2005-04-19 Ics Technologies, Inc. Signal timing adjustment circuit with external resistor
US7075365B1 (en) 2004-04-22 2006-07-11 Altera Corporation Configurable clock network for programmable logic device
US8015533B1 (en) * 2004-09-21 2011-09-06 Golden Gate Technology, Inc. Method for matching timing on high fanout signal paths using routing guides
KR100780952B1 (ko) * 2006-06-27 2007-12-03 삼성전자주식회사 디스큐 장치 및 방법, 그리고 이를 이용한 데이터 수신장치및 방법
US8205182B1 (en) 2007-08-22 2012-06-19 Cadence Design Systems, Inc. Automatic synthesis of clock distribution networks
KR100915830B1 (ko) * 2008-03-12 2009-09-07 주식회사 하이닉스반도체 반도체 집적 회로
JP2015008025A (ja) 2013-06-25 2015-01-15 マイクロン テクノロジー， インク． 半導体装置
US10884450B2 (en) 2018-03-06 2021-01-05 Northrop Grumman Systems Corporation Clock distribution system
US10754371B1 (en) * 2019-11-13 2020-08-25 Northrop Grumman Systems Corporation Capacitive clock distribution system
US11231742B1 (en) 2021-03-08 2022-01-25 Northrop Grumman Systems Corporation Clock distribution resonator system
US11429135B1 (en) 2021-03-11 2022-08-30 Northrop Grumman Systems Corporation Clock distribution system

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1301261C (en) 1988-04-27 1992-05-19 Wayne D. Grover Method and apparatus for clock distribution and for distributed clock synchronization
US5376842A (en) 1991-12-20 1994-12-27 Mitsubishi Denki Kabushiki Kaisha Integrated circuit with reduced clock skew and divided power supply lines
US5059818A (en) * 1990-06-01 1991-10-22 Advanced Micro Devices, Inc. Self-regulating clock generator
US5339253A (en) 1991-06-14 1994-08-16 International Business Machines Corporation Method and apparatus for making a skew-controlled signal distribution network
US5307381A (en) 1991-12-27 1994-04-26 Intel Corporation Skew-free clock signal distribution network in a microprocessor
US5298866A (en) 1992-06-04 1994-03-29 Kaplinsky Cecil H Clock distribution circuit with active de-skewing
US5355035A (en) 1993-01-08 1994-10-11 Vora Madhukar B High speed BICMOS switches and multiplexers
KR100293596B1 (ko) * 1993-01-27 2001-09-17 가나이 쓰도무 Lsi내클럭분배회로
JPH06282350A (ja) * 1993-01-27 1994-10-07 Hitachi Ltd Ｌｓｉ内クロック分配回路
US5570054A (en) * 1994-09-26 1996-10-29 Hitachi Micro Systems, Inc. Method and apparatus for adaptive clock deskewing

Also Published As

Publication number Publication date
TW304318B (OSRAM) 1997-05-01
IL122413A0 (en) 1998-06-15
KR100288183B1 (ko) 2001-05-02
EP0830761A1 (en) 1998-03-25
KR19990022545A (ko) 1999-03-25
AU6164296A (en) 1996-12-30
US6229861B1 (en) 2001-05-08
WO1996041443A1 (en) 1996-12-19
IL122413A (en) 2000-08-31
EP0830761A4 (OSRAM) 1998-04-29

Similar Documents

Publication Publication Date Title
JPH11507482A (ja) 局所デスキュー・クロック発生器回路を使用したクロック分配ネットワーク
US8134415B2 (en) Electronic circuitry
JP3619352B2 (ja) 半導体集積回路装置
US5307381A (en) Skew-free clock signal distribution network in a microprocessor
Tam et al. Clock generation and distribution for the first IA-64 microprocessor
US5974560A (en) Information processor and information processing system utilizing clock signal
TW301823B (OSRAM)
US7102450B2 (en) Method and apparatus for providing clock signals at different locations with minimal clock skew
US5317601A (en) Clock distribution system for an integrated circuit device
US5517147A (en) Multiple-phase clock signal generator for integrated circuits, comprising PLL, counter, and logic circuits
US6378080B1 (en) Clock distribution circuit
US20080285375A1 (en) Semiconductor device, module including the semiconductor device, and system including the module
KR20000035108A (ko) 반도체 장치
Ishibashi et al. High Speed Clock Distribution Architecture Employing PLL for 0.6 m CMOS SOG
US7301385B2 (en) Methods and apparatus for managing clock skew
CN100440371C (zh) 延迟锁定回路及使用其闭锁时钟延迟的方法
JP2664880B2 (ja) クロック信号生成方法および装置
JP4305616B2 (ja) 制御及びアドレスクロック非分配型メモリシステム
JPH0770693B2 (ja) 半導体チツプ
JPH09326689A (ja) クロック発生回路
KR100777196B1 (ko) 반도체 집적 회로 장치
US20020190805A1 (en) Electronic circuitry
CN1187273A (zh) 使用局部抗偏移时钟发生器电路系统的时钟分布网络
Katrai Managing clock distribution and optimizing clock skew in networking applications
JPS63293620A (ja) ディジタル情報処理システム