JPH11345904A5 - - Google Patents
Info
- Publication number
- JPH11345904A5 JPH11345904A5 JP1998153040A JP15304098A JPH11345904A5 JP H11345904 A5 JPH11345904 A5 JP H11345904A5 JP 1998153040 A JP1998153040 A JP 1998153040A JP 15304098 A JP15304098 A JP 15304098A JP H11345904 A5 JPH11345904 A5 JP H11345904A5
- Authority
- JP
- Japan
- Prior art keywords
- resin
- semiconductor element
- semiconductor device
- internal substrate
- outer edge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15304098A JP4110303B2 (ja) | 1998-06-02 | 1998-06-02 | 樹脂封止型半導体装置の製造方法 |
| US09/321,587 US6249043B1 (en) | 1998-06-02 | 1999-05-28 | Resin-sealed type semiconductor device, and method of manufacturing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15304098A JP4110303B2 (ja) | 1998-06-02 | 1998-06-02 | 樹脂封止型半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11345904A JPH11345904A (ja) | 1999-12-14 |
| JPH11345904A5 true JPH11345904A5 (enExample) | 2004-07-15 |
| JP4110303B2 JP4110303B2 (ja) | 2008-07-02 |
Family
ID=15553666
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15304098A Expired - Fee Related JP4110303B2 (ja) | 1998-06-02 | 1998-06-02 | 樹脂封止型半導体装置の製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6249043B1 (enExample) |
| JP (1) | JP4110303B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030087477A1 (en) * | 2001-05-02 | 2003-05-08 | Tomohiro Kawashima | Repairable flip clip semiconductor device with excellent packaging reliability and method of manufacturing same |
| TW200507218A (en) * | 2003-03-31 | 2005-02-16 | North Corp | Layout circuit substrate, manufacturing method of layout circuit substrate, and circuit module |
| JP2009026861A (ja) * | 2007-07-18 | 2009-02-05 | Elpida Memory Inc | 半導体装置及びその製造方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5227664A (en) * | 1988-02-26 | 1993-07-13 | Hitachi, Ltd. | Semiconductor device having particular mounting arrangement |
| JP3449796B2 (ja) | 1994-08-18 | 2003-09-22 | ソニー株式会社 | 樹脂封止型半導体装置の製造方法 |
| JPH08195417A (ja) | 1995-01-13 | 1996-07-30 | Fujitsu Ltd | フィルム基板及び半導体装置 |
| JPH0982850A (ja) | 1995-09-13 | 1997-03-28 | Toshiba Corp | 半導体パッケージ装置およびその製造方法 |
| JPH09139404A (ja) | 1995-11-16 | 1997-05-27 | Toshiba Corp | 半導体装置およびその製造方法 |
| JPH10163386A (ja) * | 1996-12-03 | 1998-06-19 | Toshiba Corp | 半導体装置、半導体パッケージおよび実装回路装置 |
| JP2980046B2 (ja) * | 1997-02-03 | 1999-11-22 | 日本電気株式会社 | 半導体装置の実装構造および実装方法 |
-
1998
- 1998-06-02 JP JP15304098A patent/JP4110303B2/ja not_active Expired - Fee Related
-
1999
- 1999-05-28 US US09/321,587 patent/US6249043B1/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3839323B2 (ja) | 半導体装置の製造方法 | |
| US8802507B2 (en) | Fabrication method of semiconductor package device, and fabrication method of semiconductor package structure | |
| TW488053B (en) | Semiconductor package having implantable conductive lands and method for manufacturing the same | |
| JP3619773B2 (ja) | 半導体装置の製造方法 | |
| KR100477020B1 (ko) | 멀티 칩 패키지 | |
| US20020142513A1 (en) | Ball grid array interposer, packages and methods | |
| KR101166575B1 (ko) | 적층형 패키지들 간 도선연결에 의한 상호연결을 이용한반도체 멀티-패키지 모듈 및 그 제작 방법 | |
| US10424526B2 (en) | Chip package structure and manufacturing method thereof | |
| TWI321835B (en) | Leadless semiconductor packaging structure with inverted flip chip and methods of manufacture | |
| JP2003168758A (ja) | 半導体装置 | |
| US20090039506A1 (en) | Semiconductor device including a semiconductor chip which is mounted spaning a plurality of wiring boards and manufacturing method thereof | |
| US7830006B2 (en) | Structurally-enhanced integrated circuit package and method of manufacture | |
| JP5227501B2 (ja) | スタックダイパッケージ及びそれを製造する方法 | |
| US7863730B2 (en) | Array-molded package heat spreader and fabrication method therefor | |
| CN111108597A (zh) | 半导体装置 | |
| US7091623B2 (en) | Multi-chip semiconductor package and fabrication method thereof | |
| JP2002043356A (ja) | 半導体ウェーハ、半導体装置及びその製造方法 | |
| JP2003506868A (ja) | 歩留まりの向上した半導体パッケージデバイスを製造する方法および構造 | |
| JPH11345904A5 (enExample) | ||
| TWI429351B (zh) | 小基板記憶卡封裝構造 | |
| JPH1197569A (ja) | 半導体パッケージ | |
| JP2682200B2 (ja) | 半導体装置 | |
| JP2006049694A (ja) | 二重ゲージ・リードフレーム | |
| TW200304190A (en) | Method for producing a protection for chip edges and arrangement for the protection of chip edges | |
| JP2002016193A (ja) | パッケージ型半導体装置及びその製造方法 |