JPH11317651A - 可変デジタル遅延線 - Google Patents
可変デジタル遅延線Info
- Publication number
- JPH11317651A JPH11317651A JP10325389A JP32538998A JPH11317651A JP H11317651 A JPH11317651 A JP H11317651A JP 10325389 A JP10325389 A JP 10325389A JP 32538998 A JP32538998 A JP 32538998A JP H11317651 A JPH11317651 A JP H11317651A
- Authority
- JP
- Japan
- Prior art keywords
- delay
- signal
- input
- output
- delay cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000003111 delayed effect Effects 0.000 claims abstract description 42
- 238000010586 diagram Methods 0.000 description 15
- 230000007704 transition Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 5
- 230000000295 complement effect Effects 0.000 description 3
- 101100170173 Caenorhabditis elegans del-1 gene Proteins 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/131—Digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/603—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors with coupled emitters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/62—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors
- H03K17/6257—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors with several inputs only combined with selecting means
- H03K17/6264—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors with several inputs only combined with selecting means using current steering means
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Pulse Circuits (AREA)
- Networks Using Active Elements (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB97120157.9 | 1997-11-18 | ||
| EP97120157A EP0853385B1 (en) | 1997-11-18 | 1997-11-18 | Variable digital delay cell |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH11317651A true JPH11317651A (ja) | 1999-11-16 |
| JPH11317651A5 JPH11317651A5 (https=) | 2006-01-05 |
Family
ID=8227637
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10325389A Pending JPH11317651A (ja) | 1997-11-18 | 1998-11-16 | 可変デジタル遅延線 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6127871A (https=) |
| EP (1) | EP0853385B1 (https=) |
| JP (1) | JPH11317651A (https=) |
| DE (1) | DE69700292T2 (https=) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6618775B1 (en) * | 1997-08-15 | 2003-09-09 | Micron Technology, Inc. | DSP bus monitoring apparatus and method |
| US6671652B2 (en) | 2001-12-26 | 2003-12-30 | Hewlett-Packard Devlopment Company, L.P. | Clock skew measurement circuit on a microprocessor die |
| US6977538B2 (en) * | 2002-10-18 | 2005-12-20 | Agilent Technologies, Inc. | Delay unit for periodic signals |
| JP4113447B2 (ja) * | 2002-12-02 | 2008-07-09 | テクトロニクス・インターナショナル・セールス・ゲーエムベーハー | ジッタ付加回路及び方法並びにパルス列生成回路及び方法 |
| US7085337B2 (en) * | 2003-09-30 | 2006-08-01 | Keyeye Communications | Adaptive per-pair skew compensation method for extended reach differential transmission |
| US7332983B2 (en) * | 2005-10-31 | 2008-02-19 | Hewlett-Packard Development Company, L.P. | Tunable delay line using selectively connected grounding means |
| US9525621B2 (en) * | 2012-08-29 | 2016-12-20 | Marvell World Trade Ltd. | Semaphore soft and hard hybrid architecture |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4797586A (en) * | 1987-11-25 | 1989-01-10 | Tektronix, Inc. | Controllable delay circuit |
| US4795923A (en) * | 1987-11-25 | 1989-01-03 | Tektronix, Inc. | Adjustable delay circuit |
| EP0452776B1 (en) * | 1990-04-16 | 1997-07-09 | Brooktree Corporation | A delay line providing an adjustable delay |
| FR2689339B1 (fr) * | 1992-03-24 | 1996-12-13 | Bull Sa | Procede et dispositif de reglage de retard a plusieurs gammes. |
| US5434523A (en) * | 1994-04-05 | 1995-07-18 | Motorola, Inc. | Circuit and method for adjusting a pulse width of a signal |
| JP3043241B2 (ja) * | 1994-10-24 | 2000-05-22 | 沖電気工業株式会社 | 可変遅延回路 |
-
1997
- 1997-11-18 EP EP97120157A patent/EP0853385B1/en not_active Expired - Lifetime
- 1997-11-18 DE DE69700292T patent/DE69700292T2/de not_active Expired - Fee Related
-
1998
- 1998-10-22 US US09/177,007 patent/US6127871A/en not_active Expired - Lifetime
- 1998-11-16 JP JP10325389A patent/JPH11317651A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| EP0853385A1 (en) | 1998-07-15 |
| DE69700292D1 (de) | 1999-07-29 |
| EP0853385B1 (en) | 1999-06-23 |
| US6127871A (en) | 2000-10-03 |
| DE69700292T2 (de) | 1999-10-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2717111B2 (ja) | 送信ゲート直列マルチプレクサ | |
| EP0317758A2 (en) | Method for providing a delayed signal and controllable delay circuit | |
| US6239646B1 (en) | High-speed, multiple-input multiplexer scheme | |
| JPH0993098A (ja) | 可変遅延回路 | |
| JPH06196958A (ja) | プログラマブル可変長遅延回路 | |
| US4234805A (en) | Circuit and method for paralleling power transistors | |
| US6255846B1 (en) | Programmable logic devices with enhanced multiplexing capabilities | |
| JPH11317651A (ja) | 可変デジタル遅延線 | |
| US5923621A (en) | Clock doubler circuit with duty cycle control | |
| US3075089A (en) | Pulse generator employing and-invert type logical blocks | |
| US3717755A (en) | Parallel adder using a carry propagation bus | |
| US6157234A (en) | Pulse signal output circuit | |
| IE57678B1 (en) | Full adder circuit | |
| US4967110A (en) | Master-slice type integrated circuit including macrocells associated with delay circuit | |
| JPH11317651A5 (https=) | ||
| US4601049A (en) | Integrable semiconductor circuit for a frequency divider | |
| US4868423A (en) | Current mode logic gate | |
| CN118590034A (zh) | 无毛刺的延迟链切换电路及切换方法 | |
| JPH0476133B2 (https=) | ||
| JPH07113885B2 (ja) | マルチビット・ディジタル加算器 | |
| JPH09181581A (ja) | 遅延回路 | |
| US5237597A (en) | Binary counter compiler with balanced carry propagation | |
| US20100244920A1 (en) | Delay circuit | |
| JPH08204545A (ja) | 分周回路 | |
| US3278735A (en) | Carry restoring circuitry |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051115 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051115 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071018 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071030 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080325 |