JPH1125036A5 - - Google Patents

Info

Publication number
JPH1125036A5
JPH1125036A5 JP1998035658A JP3565898A JPH1125036A5 JP H1125036 A5 JPH1125036 A5 JP H1125036A5 JP 1998035658 A JP1998035658 A JP 1998035658A JP 3565898 A JP3565898 A JP 3565898A JP H1125036 A5 JPH1125036 A5 JP H1125036A5
Authority
JP
Japan
Prior art keywords
bus
access
arbiter
available
agent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1998035658A
Other languages
English (en)
Japanese (ja)
Other versions
JPH1125036A (ja
JP4625549B2 (ja
Filing date
Publication date
Priority claimed from US08/879,202 external-priority patent/US6061361A/en
Application filed filed Critical
Publication of JPH1125036A publication Critical patent/JPH1125036A/ja
Publication of JPH1125036A5 publication Critical patent/JPH1125036A5/ja
Application granted granted Critical
Publication of JP4625549B2 publication Critical patent/JP4625549B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP03565898A 1997-06-19 1998-02-18 調停システム、およびアクセスを調停する方法 Expired - Fee Related JP4625549B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/879,202 US6061361A (en) 1997-06-19 1997-06-19 Time multiplexed scheme for deadlock resolution in distributed arbitration
US08/879202 1997-06-19

Publications (3)

Publication Number Publication Date
JPH1125036A JPH1125036A (ja) 1999-01-29
JPH1125036A5 true JPH1125036A5 (enExample) 2005-08-18
JP4625549B2 JP4625549B2 (ja) 2011-02-02

Family

ID=25373631

Family Applications (1)

Application Number Title Priority Date Filing Date
JP03565898A Expired - Fee Related JP4625549B2 (ja) 1997-06-19 1998-02-18 調停システム、およびアクセスを調停する方法

Country Status (4)

Country Link
US (1) US6061361A (enExample)
EP (1) EP0886218B1 (enExample)
JP (1) JP4625549B2 (enExample)
DE (1) DE69827879T2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6738845B1 (en) 1999-11-05 2004-05-18 Analog Devices, Inc. Bus architecture and shared bus arbitration method for a communication device
DE19961124A1 (de) * 1999-12-17 2001-06-21 Infineon Technologies Ag Schnittstelle
US6778548B1 (en) * 2000-06-26 2004-08-17 Intel Corporation Device to receive, buffer, and transmit packets of data in a packet switching network
US7035277B1 (en) * 2000-08-31 2006-04-25 Cisco Technology, Inc. Priority-based arbitration system for context switching applications
US7807970B2 (en) 2006-02-20 2010-10-05 Robert Bosch Gmbh Obstruction detection device
FR3087982B1 (fr) * 2018-10-31 2020-12-04 Commissariat Energie Atomique Procede et circuit de multiplexage temporel d'acces concurrents a une ressource informatique
TWI739556B (zh) * 2020-08-19 2021-09-11 瑞昱半導體股份有限公司 時脈死結檢測系統、方法以及非暫態電腦可讀取媒體

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1229667B (it) * 1989-04-24 1991-09-06 Bull Hn Information Syst Sistema di elaborazione dati con arbitratore duale di accesso a bus di sistema.
CN1078781C (zh) * 1993-03-12 2002-01-30 摩托罗拉公司 分组传输系统中降低争用和资源错误分配的方法和装置
US5713025A (en) * 1993-10-21 1998-01-27 Sun Microsystems, Inc. Asynchronous arbiter using multiple arbiter elements to enhance speed
US5787265A (en) * 1995-09-28 1998-07-28 Emc Corporation Bus arbitration system having a pair of logic networks to control data transfer between a memory and a pair of buses
US5745684A (en) * 1995-11-06 1998-04-28 Sun Microsystems, Inc. Apparatus and method for providing a generic interface between a host system and an asynchronous transfer mode core functional block
US5797018A (en) * 1995-12-07 1998-08-18 Compaq Computer Corporation Apparatus and method of preventing a deadlock condition in a computer system

Similar Documents

Publication Publication Date Title
US7769934B1 (en) Master and slave side arbitrators associated with programmable chip system components
JP3231596B2 (ja) 待ち時間及びシャドー・タイマを有するバス・システム
US5621897A (en) Method and apparatus for arbitrating for a bus to enable split transaction bus protocols
US5901295A (en) Address and data bus arbiter for pipelined transactions on a split bus
US5590299A (en) Multiprocessor system bus protocol for optimized accessing of interleaved storage modules
JPH1069457A5 (enExample)
US20030126381A1 (en) Low latency lock for multiprocessor computer system
KR100644596B1 (ko) 버스 시스템 및 그 버스 중재방법
CN100565491C (zh) 开关矩阵系统和高性能总线仲裁的方法
US6959354B2 (en) Effective bus utilization using multiple bus interface circuits and arbitration logic circuit
EP1811393B1 (en) Method and system for data transfer
JPH1125036A5 (enExample)
US5708783A (en) Data bus arbiter for pipelined transactions on a split bus
US5815676A (en) Address bus arbiter for pipelined transactions on a split bus
JPH10320349A (ja) プロセッサ及び当該プロセッサを用いるデータ転送システム
JPH10307788A (ja) バスブリッジ
KR100451789B1 (ko) 자원 공유를 위한 프로세서 중재장치 및 중재방법
JPS6160162A (ja) バス調停方式
JP2555941B2 (ja) バスアービトレーション方式
JP3244044B2 (ja) バス調停方法およびバスシステム
US7117281B1 (en) Circuit, system, and method for data transfer control for enhancing data bus utilization
JP4432268B2 (ja) バス調停システム及びこのシステムにおけるバスマスタとなる装置の中断処理方法
JPH02101560A (ja) バスインタフェース装置
JPH11232215A (ja) バスコントローラ、バスマスタ装置及びバス制御システムの制御方法
JP2659248B2 (ja) バスアービトレーション処理方式