JPH10510399A - 化学的機械的研磨でのスピンオン誘電体の除去速度挙動 - Google Patents
化学的機械的研磨でのスピンオン誘電体の除去速度挙動Info
- Publication number
- JPH10510399A JPH10510399A JP9504516A JP50451697A JPH10510399A JP H10510399 A JPH10510399 A JP H10510399A JP 9504516 A JP9504516 A JP 9504516A JP 50451697 A JP50451697 A JP 50451697A JP H10510399 A JPH10510399 A JP H10510399A
- Authority
- JP
- Japan
- Prior art keywords
- dielectric
- support
- layer
- dielectric layer
- siloxane
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
Abstract
Description
Claims (1)
- 【特許請求の範囲】 1.空隙のない連続的に平坦化された支持体表面を形成する方法であって、 (a)誘電性組成物を支持体の表面に、該表面上の空隙を均一にコートして充 填するのに十分な量で適用すること;及び (b)前記支持体表面上の前記誘電性組成物が実質的に平坦化されるまで、前 記誘電性組成物に化学的機械的研磨工程を行うこと を含む方法。 2.工程(a)の後であって工程(b)の前に、誘電性組成物及び支持体を 、その表面上に連続的な乾燥誘電膜を形成するのに十分な温度及び時間で加熱す ることを更に含む、請求項1の方法。 3.誘電性組成物が、シリケート、ホスホシリケート、シロキサン、シルセ スキオキサン、有機ポリマー、コポリマー及びそれらの混合物からなる群から選 択される物質を含んでなる、請求項1の方法。 4.誘電性組成物がシロキサンを含んでなり、該シロキサンがそのシロキサ ンの全重量を基準として約2〜約90%の、約1〜約10の炭素を有するアルキ ル基、約4〜約10の炭素を有する芳香族基、約4〜約10の炭素を有する脂肪 族基、及びそれらの混合物を含んでなる有機基を有する、請求項1の方法。 5.誘電性物質が、工程(b)の前に、約25〜約250℃の温度での追加 の続く加熱により更に硬化される、請求項2の方法。 6.誘電性物質が、電子ビーム硬化処理により更に硬化される、請求項2の 方法。 7.化学的機械的研磨がアルカリシリカスラリーで行われる、請求項1の方 法。 8.表面が、金属電導体のパターン及び該金属接触上の酸化物の層を含む、 請求項1の方法。 9.表面が、金属電導体のパターン及び該金属接触上の酸化物の層を含む請 求項1の方法であって、工程(b)を行う前に、該誘電層上に第2酸化物層を堆 積することを更に含む方法。 10.請求項1の方法により製造される支持体。 11.請求項10の支持体を含むマイクロエレクトロニック装置。 12.半導体支持体表面を処理する方法であって、 (a)液体誘電性組成物の層を半導体支持体の表面上にスピン堆積すること; (b)前記誘電層を、その表面上に連続的な乾燥誘電層を形成するのに十分な 温度及び時間で加熱すること;及び (c)該誘電層を化学的−機械的に研磨して該誘電層の少なくとも一部分を除 去すること を含む方法。
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US51595P | 1995-06-26 | 1995-06-26 | |
US60/000,515 | 1995-06-26 | ||
US08/669,184 | 1996-06-24 | ||
US08/669,184 US5952243A (en) | 1995-06-26 | 1996-06-24 | Removal rate behavior of spin-on dielectrics with chemical mechanical polish |
PCT/US1996/010836 WO1997001864A1 (en) | 1995-06-26 | 1996-06-26 | Removal rate behavior of spin-on dielectrics with chemical mechanical polish |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH10510399A true JPH10510399A (ja) | 1998-10-06 |
JP3264936B2 JP3264936B2 (ja) | 2002-03-11 |
Family
ID=26667759
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP50451697A Expired - Fee Related JP3264936B2 (ja) | 1995-06-26 | 1996-06-26 | 空隙のない連続的に平坦化された表面を形成する方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US5952243A (ja) |
EP (1) | EP0836746B1 (ja) |
JP (1) | JP3264936B2 (ja) |
KR (1) | KR100434929B1 (ja) |
CN (1) | CN1129173C (ja) |
DE (1) | DE69634800T2 (ja) |
WO (1) | WO1997001864A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7005384B2 (en) | 2003-01-31 | 2006-02-28 | Nec Electronics Corp. | Chemical mechanical polishing method, and washing/rinsing method associated therewith |
JP2011166058A (ja) * | 2010-02-15 | 2011-08-25 | Fujitsu Ltd | 研削方法、電子デバイスの製造方法、及び研削装置 |
US10384947B2 (en) | 2012-06-15 | 2019-08-20 | Intellectual Discovery Co., Ltd. | Substrate having at least one partially or entirely flat surface and use thereof |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW274625B (ja) * | 1994-09-30 | 1996-04-21 | Hitachi Seisakusyo Kk | |
US6420269B2 (en) * | 1996-02-07 | 2002-07-16 | Hitachi Chemical Company, Ltd. | Cerium oxide abrasive for polishing insulating films formed on substrate and methods for using the same |
KR100246779B1 (ko) | 1996-12-28 | 2000-03-15 | 김영환 | 반도체 소자의 스핀 온 글라스막 형성방법 |
US6153525A (en) * | 1997-03-13 | 2000-11-28 | Alliedsignal Inc. | Methods for chemical mechanical polish of organic polymer dielectric films |
CN1112731C (zh) * | 1997-04-30 | 2003-06-25 | 三星电子株式会社 | 制造用于模拟功能的电容器的方法 |
EP1100124A4 (en) * | 1998-06-26 | 2007-05-02 | Mitsubishi Material Silicon | DIELECTRIC SEPARATION WAFER AND METHOD FOR MANUFACTURING THE SAME |
US6177143B1 (en) * | 1999-01-06 | 2001-01-23 | Allied Signal Inc | Electron beam treatment of siloxane resins |
US6204201B1 (en) | 1999-06-11 | 2001-03-20 | Electron Vision Corporation | Method of processing films prior to chemical vapor deposition using electron beam processing |
US6376377B1 (en) * | 2000-04-03 | 2002-04-23 | Taiwan Semiconductor Manufacturing Company | Post chemical mechanical polish (CMP) planarizing substrate cleaning method employing enhanced substrate hydrophilicity |
US6660640B1 (en) * | 2000-07-11 | 2003-12-09 | International Business Machines Corporation | Process for planarizing patterned metal structures for magnetic thin film heads |
JP3848070B2 (ja) * | 2000-09-27 | 2006-11-22 | 株式会社東芝 | パターン形成方法 |
TW559860B (en) | 2001-05-10 | 2003-11-01 | Toshiba Corp | Method for manufacturing semiconductor device |
US6790768B2 (en) | 2001-07-11 | 2004-09-14 | Applied Materials Inc. | Methods and apparatus for polishing substrates comprising conductive and dielectric materials with reduced topographical defects |
US6580586B1 (en) | 2001-11-21 | 2003-06-17 | International Business Machines Corporation | Magnetic transducer with recessed magnetic elements |
US7129151B2 (en) * | 2003-11-04 | 2006-10-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Planarizing method employing hydrogenated silicon nitride planarizing stop layer |
US7135122B2 (en) * | 2004-03-31 | 2006-11-14 | Freudenberg-Nok General Partnership | Polytetrafluoroethylene composites |
US7342072B2 (en) | 2004-06-30 | 2008-03-11 | Freudenberg-Nok General Partnership | Bimodal compounds having an elastomeric moiety |
US7244329B2 (en) * | 2004-06-30 | 2007-07-17 | Freudenberg-Nok General Partnership | Electron beam curing in a composite having a flow resistant adhesive layer |
US7521508B2 (en) * | 2004-06-30 | 2009-04-21 | Freudenberg-Nok General Partnership | Electron beam inter-curing of plastic and elastomer blends |
US7230038B2 (en) * | 2004-06-30 | 2007-06-12 | Freudenberg-Nok General Partnership | Branched chain fluoropolymers |
US7452577B2 (en) * | 2004-06-30 | 2008-11-18 | Freudenberg-Nok General Partnership | Electron beam curing of fabricated polymeric structures |
US20060000801A1 (en) * | 2004-06-30 | 2006-01-05 | Park Edward H | Surface bonding in halogenated polymeric components |
US20060099368A1 (en) * | 2004-11-08 | 2006-05-11 | Park Edward H | Fuel hose with a fluoropolymer inner layer |
US20060100368A1 (en) * | 2004-11-08 | 2006-05-11 | Park Edward H | Elastomer gum polymer systems |
US7381765B2 (en) | 2004-11-08 | 2008-06-03 | Freudenberg-Nok General Partnership | Electrostatically dissipative fluoropolymers |
US20070044906A1 (en) * | 2005-08-31 | 2007-03-01 | Freudenberg-Nok General Partnership | Multilayer polymeric composites having a layer of dispersed fluoroelastomer in thermoplastic |
US20070048476A1 (en) * | 2005-08-31 | 2007-03-01 | Freudenberg-Nok General Partnership | Assemblies sealed with multilayer composite compression seals having a layer of dispersed fluoroelastomer in thermoplastic |
US20070045967A1 (en) * | 2005-08-31 | 2007-03-01 | Freudenberg-Nok General Partnership | Assemblies sealed with multilayer composite torsion seals having a layer of dispersed fluoroelastomer in thermoplastic |
US20070176254A1 (en) * | 2006-01-30 | 2007-08-02 | Bcd Semiconductor Manufacturing Limited | Poly emitter bipolar device configuration and fabrication method with an inter-level dielectric deposited by plasma enhanced chemical vapor deposition |
US7863365B2 (en) | 2006-12-20 | 2011-01-04 | Freudenberg-Nok General Partnership | Robust magnetizable elastomeric thermoplastic blends |
US8435898B2 (en) | 2007-04-05 | 2013-05-07 | Freescale Semiconductor, Inc. | First inter-layer dielectric stack for non-volatile memory |
JP6082106B2 (ja) * | 2012-06-15 | 2017-02-15 | インテレクチュアル ディスカバリー カンパニー リミテッド | 少なくとも1つの表面の一部または全部が平らな基板およびその用途 |
US8748317B2 (en) * | 2012-08-03 | 2014-06-10 | Infineon Technologies Austria Ag | Method of manufacturing a semiconductor device including a dielectric structure |
CN105097851A (zh) * | 2014-05-04 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | 一种cmos图像传感器及其制造方法和电子装置 |
KR20210116775A (ko) * | 2020-03-13 | 2021-09-28 | 삼성디스플레이 주식회사 | 표시 장치 및 그 제조 방법 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4222792A (en) * | 1979-09-10 | 1980-09-16 | International Business Machines Corporation | Planar deep oxide isolation process utilizing resin glass and E-beam exposure |
US4944836A (en) * | 1985-10-28 | 1990-07-31 | International Business Machines Corporation | Chem-mech polishing method for producing coplanar metal/insulator films on a substrate |
US4789648A (en) * | 1985-10-28 | 1988-12-06 | International Business Machines Corporation | Method for producing coplanar multi-level metal/insulator films on a substrate and for forming patterned conductive lines simultaneously with stud vias |
US5612254A (en) * | 1992-06-29 | 1997-03-18 | Intel Corporation | Methods of forming an interconnect on a semiconductor substrate |
KR960001339B1 (ko) * | 1992-06-30 | 1996-01-26 | 삼성전자주식회사 | 반도체 메모리장치 및 그 제조방법 |
US5312512A (en) * | 1992-10-23 | 1994-05-17 | Ncr Corporation | Global planarization using SOG and CMP |
US5302233A (en) * | 1993-03-19 | 1994-04-12 | Micron Semiconductor, Inc. | Method for shaping features of a semiconductor structure using chemical mechanical planarization (CMP) |
US5397741A (en) * | 1993-03-29 | 1995-03-14 | International Business Machines Corporation | Process for metallized vias in polyimide |
US5449314A (en) * | 1994-04-25 | 1995-09-12 | Micron Technology, Inc. | Method of chimical mechanical polishing for dielectric layers |
US5516729A (en) * | 1994-06-03 | 1996-05-14 | Advanced Micro Devices, Inc. | Method for planarizing a semiconductor topography using a spin-on glass material with a variable chemical-mechanical polish rate |
US5525191A (en) * | 1994-07-25 | 1996-06-11 | Motorola, Inc. | Process for polishing a semiconductor substrate |
US5447874A (en) * | 1994-07-29 | 1995-09-05 | Grivna; Gordon | Method for making a semiconductor device comprising a dual metal gate using a chemical mechanical polish |
-
1996
- 1996-06-24 US US08/669,184 patent/US5952243A/en not_active Expired - Lifetime
- 1996-06-26 WO PCT/US1996/010836 patent/WO1997001864A1/en active IP Right Grant
- 1996-06-26 EP EP96923416A patent/EP0836746B1/en not_active Expired - Lifetime
- 1996-06-26 CN CN96195054A patent/CN1129173C/zh not_active Expired - Fee Related
- 1996-06-26 JP JP50451697A patent/JP3264936B2/ja not_active Expired - Fee Related
- 1996-06-26 DE DE69634800T patent/DE69634800T2/de not_active Expired - Fee Related
- 1996-06-26 KR KR1019970709598A patent/KR100434929B1/ko not_active IP Right Cessation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7005384B2 (en) | 2003-01-31 | 2006-02-28 | Nec Electronics Corp. | Chemical mechanical polishing method, and washing/rinsing method associated therewith |
JP2011166058A (ja) * | 2010-02-15 | 2011-08-25 | Fujitsu Ltd | 研削方法、電子デバイスの製造方法、及び研削装置 |
US10384947B2 (en) | 2012-06-15 | 2019-08-20 | Intellectual Discovery Co., Ltd. | Substrate having at least one partially or entirely flat surface and use thereof |
Also Published As
Publication number | Publication date |
---|---|
CN1129173C (zh) | 2003-11-26 |
JP3264936B2 (ja) | 2002-03-11 |
KR19990028284A (ko) | 1999-04-15 |
WO1997001864A1 (en) | 1997-01-16 |
KR100434929B1 (ko) | 2004-09-10 |
DE69634800D1 (de) | 2005-07-07 |
EP0836746A1 (en) | 1998-04-22 |
US5952243A (en) | 1999-09-14 |
CN1196829A (zh) | 1998-10-21 |
DE69634800T2 (de) | 2006-04-27 |
EP0836746B1 (en) | 2005-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3264936B2 (ja) | 空隙のない連続的に平坦化された表面を形成する方法 | |
US6153525A (en) | Methods for chemical mechanical polish of organic polymer dielectric films | |
JP3568537B2 (ja) | マイクロエレクトロニクス構造体用電子ビーム加工膜 | |
US5516729A (en) | Method for planarizing a semiconductor topography using a spin-on glass material with a variable chemical-mechanical polish rate | |
US4806504A (en) | Planarization method | |
CN1839468B (zh) | 使用甲硅烷基化剂修复低k介电材料的损伤 | |
US6828258B2 (en) | Method of forming an insulating film having SI-C, SI-O and SI-H bonds to cover wiringlines of a semiconductor device | |
EP1543549A1 (en) | Interlayer adhesion promoter for low k materials | |
US5893750A (en) | Method for forming a highly planarized interlevel dielectric structure | |
JP3132111B2 (ja) | 半導体装置の製造方法及びこれに用いるポリッシュパッド | |
JP3476283B2 (ja) | 基板平坦化材料及びこれを用いた基板の平坦化方法 | |
JP2006503165A (ja) | オルガノシロキサン | |
US20150206794A1 (en) | Method for Removing Micro Scratches In Chemical Mechanical Polishing Processes | |
JPH09241518A (ja) | 樹脂組成物および多層配線形成方法 | |
TW299463B (ja) | ||
JP4426526B2 (ja) | 最新式のマイクロエレクトロニクス用途およびデバイス用の平坦化膜およびそれらの製造方法 | |
JPH07122551A (ja) | 半導体用絶縁膜または平坦化膜の形成方法 | |
KR100326251B1 (ko) | 고밀도 플라즈마 산화막 평탄화 방법 및 그를 이용한 반도체소자의 소자분리막 형성 방법 | |
Weling et al. | DIELECTRIC CMP PLANARIZATION CONSIDERATIONS FOR DEEP SUB-MICRON MULTI-LEVEL INTERCONNECT PROCESSES | |
Saman | Investigation on Inter-layer Dielectric Processed by Chemical Mechanical Polishing and Spin-on Dielectric for Complementary Metal-oxide-semiconductor Compatible Devices | |
Shih et al. | CON-TACT® planarization process of spin-on dielectrics for device fabrication | |
Neirynck | Copper/polymer damascene interconnects: Elimination of high-resistivity metallic liners | |
Parekh et al. | Plasma planarization utilizing a spin-on-glass sacrificial layer | |
JPH0362588A (ja) | 配線基板とその製造方法 | |
Osredkar | SPIN-ON-GLASS PLANARIZATION 0F DEVICE TOPOGRAPHY |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R370 | Written measure of declining of transfer procedure |
Free format text: JAPANESE INTERMEDIATE CODE: R370 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081228 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081228 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091228 Year of fee payment: 8 |
|
LAPS | Cancellation because of no payment of annual fees |