JPH10223532A - 半導体の作製方法及び半導体装置の作製方法 - Google Patents

半導体の作製方法及び半導体装置の作製方法

Info

Publication number
JPH10223532A
JPH10223532A JP9041540A JP4154097A JPH10223532A JP H10223532 A JPH10223532 A JP H10223532A JP 9041540 A JP9041540 A JP 9041540A JP 4154097 A JP4154097 A JP 4154097A JP H10223532 A JPH10223532 A JP H10223532A
Authority
JP
Japan
Prior art keywords
metal element
crystal growth
temperature gradient
amorphous film
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP9041540A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10223532A5 (enExample
Inventor
Hisashi Otani
久 大谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP9041540A priority Critical patent/JPH10223532A/ja
Priority to US09/021,639 priority patent/US6083801A/en
Publication of JPH10223532A publication Critical patent/JPH10223532A/ja
Priority to US09/596,755 priority patent/US6830616B1/en
Priority to US10/952,164 priority patent/US7300826B2/en
Publication of JPH10223532A5 publication Critical patent/JPH10223532A5/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02488Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02664Aftertreatments
    • H01L21/02667Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02672Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using crystallisation enhancing elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02664Aftertreatments
    • H01L21/02667Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02691Scanning of a beam
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0314Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral top-gate TFTs comprising only a single gate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Thin Film Transistor (AREA)
JP9041540A 1997-02-10 1997-02-10 半導体の作製方法及び半導体装置の作製方法 Withdrawn JPH10223532A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP9041540A JPH10223532A (ja) 1997-02-10 1997-02-10 半導体の作製方法及び半導体装置の作製方法
US09/021,639 US6083801A (en) 1997-02-10 1998-02-10 Manufacturing method of semiconductor and manufacturing method of semiconductor device
US09/596,755 US6830616B1 (en) 1997-02-10 2000-06-15 Manufacturing method of semiconductor and manufacturing method of semiconductor device
US10/952,164 US7300826B2 (en) 1997-02-10 2004-09-29 Manufacturing method of semiconductor and manufacturing method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9041540A JPH10223532A (ja) 1997-02-10 1997-02-10 半導体の作製方法及び半導体装置の作製方法

Publications (2)

Publication Number Publication Date
JPH10223532A true JPH10223532A (ja) 1998-08-21
JPH10223532A5 JPH10223532A5 (enExample) 2005-01-06

Family

ID=12611261

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9041540A Withdrawn JPH10223532A (ja) 1997-02-10 1997-02-10 半導体の作製方法及び半導体装置の作製方法

Country Status (2)

Country Link
US (1) US6083801A (enExample)
JP (1) JPH10223532A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011124441A (ja) * 2009-12-11 2011-06-23 Utec:Kk 結晶化膜の製造方法及び結晶化装置
JP2014027252A (ja) * 2012-06-19 2014-02-06 Dainippon Screen Mfg Co Ltd 熱処理装置および熱処理方法

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3645380B2 (ja) 1996-01-19 2005-05-11 株式会社半導体エネルギー研究所 半導体装置の作製方法、情報端末、ヘッドマウントディスプレイ、ナビゲーションシステム、携帯電話、ビデオカメラ、投射型表示装置
JP3645379B2 (ja) 1996-01-19 2005-05-11 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP3645378B2 (ja) 1996-01-19 2005-05-11 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP3729955B2 (ja) 1996-01-19 2005-12-21 株式会社半導体エネルギー研究所 半導体装置の作製方法
US6478263B1 (en) * 1997-01-17 2002-11-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and its manufacturing method
US5888858A (en) 1996-01-20 1999-03-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and fabrication method thereof
US6180439B1 (en) 1996-01-26 2001-01-30 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a semiconductor device
US7056381B1 (en) 1996-01-26 2006-06-06 Semiconductor Energy Laboratory Co., Ltd. Fabrication method of semiconductor device
US6465287B1 (en) 1996-01-27 2002-10-15 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization
US6100562A (en) 1996-03-17 2000-08-08 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US6423585B1 (en) * 1997-03-11 2002-07-23 Semiconductor Energy Laboratory Co., Ltd. Heating treatment device, heating treatment method and fabrication method of semiconductor device
US6291837B1 (en) * 1997-03-18 2001-09-18 Semiconductor Energy Laboratory Co., Ltd. Substrate of semiconductor device and fabrication method thereof as well as semiconductor device and fabrication method thereof
US8664030B2 (en) 1999-03-30 2014-03-04 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US7507903B2 (en) 1999-03-30 2009-03-24 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US8222513B2 (en) 2006-04-13 2012-07-17 Daniel Luch Collector grid, electrode structures and interconnect structures for photovoltaic arrays and methods of manufacture
US8138413B2 (en) 2006-04-13 2012-03-20 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US20090111206A1 (en) 1999-03-30 2009-04-30 Daniel Luch Collector grid, electrode structures and interrconnect structures for photovoltaic arrays and methods of manufacture
US8198696B2 (en) 2000-02-04 2012-06-12 Daniel Luch Substrate structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US6828950B2 (en) * 2000-08-10 2004-12-07 Semiconductor Energy Laboratory Co., Ltd. Display device and method of driving the same
US7732229B2 (en) * 2004-09-18 2010-06-08 Nanosolar, Inc. Formation of solar cells with conductive barrier layers and foil substrates
US7276724B2 (en) * 2005-01-20 2007-10-02 Nanosolar, Inc. Series interconnected optoelectronic device module assembly
US7838868B2 (en) 2005-01-20 2010-11-23 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate
US8927315B1 (en) 2005-01-20 2015-01-06 Aeris Capital Sustainable Ip Ltd. High-throughput assembly of series interconnected solar cells
US8884155B2 (en) 2006-04-13 2014-11-11 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8729385B2 (en) 2006-04-13 2014-05-20 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US9865758B2 (en) 2006-04-13 2018-01-09 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8822810B2 (en) 2006-04-13 2014-09-02 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US9236512B2 (en) 2006-04-13 2016-01-12 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US9006563B2 (en) 2006-04-13 2015-04-14 Solannex, Inc. Collector grid and interconnect structures for photovoltaic arrays and modules
US8247243B2 (en) * 2009-05-22 2012-08-21 Nanosolar, Inc. Solar cell interconnection

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4001047A (en) * 1975-05-19 1977-01-04 General Electric Company Temperature gradient zone melting utilizing infrared radiation
US5639698A (en) * 1993-02-15 1997-06-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor, semiconductor device, and method for fabricating the same
JPH06349735A (ja) * 1993-06-12 1994-12-22 Semiconductor Energy Lab Co Ltd 半導体装置
US5663077A (en) * 1993-07-27 1997-09-02 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a thin film transistor in which the gate insulator comprises two oxide films
JP2762215B2 (ja) * 1993-08-12 1998-06-04 株式会社半導体エネルギー研究所 薄膜トランジスタおよび半導体装置の作製方法
JP2814049B2 (ja) * 1993-08-27 1998-10-22 株式会社半導体エネルギー研究所 半導体装置およびその作製方法
TW264575B (enExample) * 1993-10-29 1995-12-01 Handotai Energy Kenkyusho Kk
US5612250A (en) * 1993-12-01 1997-03-18 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device using a catalyst
TW273639B (en) * 1994-07-01 1996-04-01 Handotai Energy Kenkyusho Kk Method for producing semiconductor device
US5712191A (en) * 1994-09-16 1998-01-27 Semiconductor Energy Laboratory Co., Ltd. Method for producing semiconductor device
JP3573811B2 (ja) * 1994-12-19 2004-10-06 株式会社半導体エネルギー研究所 線状レーザー光の照射方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011124441A (ja) * 2009-12-11 2011-06-23 Utec:Kk 結晶化膜の製造方法及び結晶化装置
JP2014027252A (ja) * 2012-06-19 2014-02-06 Dainippon Screen Mfg Co Ltd 熱処理装置および熱処理方法

Also Published As

Publication number Publication date
US6083801A (en) 2000-07-04

Similar Documents

Publication Publication Date Title
JPH10223532A (ja) 半導体の作製方法及び半導体装置の作製方法
KR100574581B1 (ko) 반도체 장치 제조 방법
KR100538893B1 (ko) 반도체디바이스제조방법
US6893503B1 (en) Method of manufacturing a semiconductor device
KR100627598B1 (ko) 반도체 장치 제조 방법
JP3295346B2 (ja) 結晶性珪素膜の作製方法及びそれを用いた薄膜トランジスタ
JP3067949B2 (ja) 電子装置および液晶表示装置
JP3974229B2 (ja) 半導体装置の作製方法
JP3754184B2 (ja) 薄膜トランジスタを備えたフラットパネルディスプレイの作製方法
US7749819B2 (en) Method for manufacturing semiconductor device
US6949418B2 (en) Method of manufacturing semiconductor device
JPH118393A (ja) 半導体装置の作製方法
JPH114000A (ja) 半導体装置およびその作製方法
JPH1140498A (ja) 半導体装置の作製方法
JPH10214974A (ja) 半導体装置およびその作製方法
JP4242461B2 (ja) 半導体装置の作製方法
US7300826B2 (en) Manufacturing method of semiconductor and manufacturing method of semiconductor device
JP3874825B2 (ja) 半導体装置及び電気光学装置の作製方法
JP3819249B2 (ja) 薄膜トランジスタの作製方法
JP2005244249A (ja) 結晶性珪素膜の作製方法
JPH1168111A (ja) 半導体装置の作製方法
JP2001338874A (ja) 薄膜トランジスタの作製方法
JP2001332495A (ja) 結晶性半導体膜の作製方法

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051024

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051108

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051228

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070403

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20070507