JPH0754812Y2 - 計測システム - Google Patents
計測システムInfo
- Publication number
- JPH0754812Y2 JPH0754812Y2 JP1723690U JP1723690U JPH0754812Y2 JP H0754812 Y2 JPH0754812 Y2 JP H0754812Y2 JP 1723690 U JP1723690 U JP 1723690U JP 1723690 U JP1723690 U JP 1723690U JP H0754812 Y2 JPH0754812 Y2 JP H0754812Y2
- Authority
- JP
- Japan
- Prior art keywords
- measurement
- bus
- control
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Testing Or Calibration Of Command Recording Devices (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1723690U JPH0754812Y2 (ja) | 1990-02-22 | 1990-02-22 | 計測システム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1723690U JPH0754812Y2 (ja) | 1990-02-22 | 1990-02-22 | 計測システム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH03109124U JPH03109124U (enExample) | 1991-11-08 |
| JPH0754812Y2 true JPH0754812Y2 (ja) | 1995-12-18 |
Family
ID=31520465
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1723690U Expired - Fee Related JPH0754812Y2 (ja) | 1990-02-22 | 1990-02-22 | 計測システム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0754812Y2 (enExample) |
-
1990
- 1990-02-22 JP JP1723690U patent/JPH0754812Y2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH03109124U (enExample) | 1991-11-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0375121B1 (en) | Method and apparatus for efficient DRAM control | |
| JPH05204820A (ja) | マイクロプロセッサ、処理システム、およびバスインタフェース | |
| US5442775A (en) | Two clock microprocessor design with stall | |
| US5253358A (en) | Cache memory expansion and transparent interconnection | |
| US6504854B1 (en) | Multiple frequency communications | |
| JPH0754812Y2 (ja) | 計測システム | |
| JP3061106B2 (ja) | バスブリッジおよびそれを備えた計算機システム | |
| US7609192B1 (en) | Control of analog to digital conversion for analog I/O boards | |
| KR920002830B1 (ko) | 다이렉트 메모리 액세스 제어장치 | |
| US6751160B1 (en) | Memory control with burst-access capability | |
| EP0436211B1 (en) | Apparatus enabling observation of internal memory-mapped registers | |
| JP3165598B2 (ja) | 先入先出メモリのバスインタフェース装置 | |
| JP3765452B2 (ja) | 半導体記憶装置 | |
| JPH0283736A (ja) | バッファ記憶制御装置のosc検出方式 | |
| JP2536912B2 (ja) | バス制御方式 | |
| JP3201439B2 (ja) | ダイレクト・メモリ・アクセス・制御回路 | |
| JP2574821B2 (ja) | ダイレクトメモリアクセス・コントローラ | |
| JPS6391756A (ja) | 記憶装置の部分書き込み命令処理方式 | |
| JP2917290B2 (ja) | レジスタ制御回路 | |
| JPS61161560A (ja) | メモリ装置 | |
| JPH08106338A (ja) | マイクロコントローラ | |
| JPS5841524B2 (ja) | 入出力制御方式 | |
| US5517653A (en) | Semiconductor integrated circuit device which controls the activation of a microprogram and the start address | |
| JPS6321276B2 (enExample) | ||
| JPH02302851A (ja) | キャッシュメモリ装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |