JPH0650989Y2 - リードフレーム - Google Patents

リードフレーム

Info

Publication number
JPH0650989Y2
JPH0650989Y2 JP2416888U JP2416888U JPH0650989Y2 JP H0650989 Y2 JPH0650989 Y2 JP H0650989Y2 JP 2416888 U JP2416888 U JP 2416888U JP 2416888 U JP2416888 U JP 2416888U JP H0650989 Y2 JPH0650989 Y2 JP H0650989Y2
Authority
JP
Japan
Prior art keywords
lead
lead frame
outer leads
tie bar
leads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2416888U
Other languages
English (en)
Japanese (ja)
Other versions
JPH01129846U (enrdf_load_stackoverflow
Inventor
明生 吉原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsui High Tec Inc
Original Assignee
Mitsui High Tec Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsui High Tec Inc filed Critical Mitsui High Tec Inc
Priority to JP2416888U priority Critical patent/JPH0650989Y2/ja
Publication of JPH01129846U publication Critical patent/JPH01129846U/ja
Application granted granted Critical
Publication of JPH0650989Y2 publication Critical patent/JPH0650989Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Die Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP2416888U 1988-02-25 1988-02-25 リードフレーム Expired - Lifetime JPH0650989Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2416888U JPH0650989Y2 (ja) 1988-02-25 1988-02-25 リードフレーム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2416888U JPH0650989Y2 (ja) 1988-02-25 1988-02-25 リードフレーム

Publications (2)

Publication Number Publication Date
JPH01129846U JPH01129846U (enrdf_load_stackoverflow) 1989-09-04
JPH0650989Y2 true JPH0650989Y2 (ja) 1994-12-21

Family

ID=31243785

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2416888U Expired - Lifetime JPH0650989Y2 (ja) 1988-02-25 1988-02-25 リードフレーム

Country Status (1)

Country Link
JP (1) JPH0650989Y2 (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010098156A1 (ja) * 2009-02-25 2010-09-02 三洋電機株式会社 フレームパッケージ型発光装置およびその製造方法

Also Published As

Publication number Publication date
JPH01129846U (enrdf_load_stackoverflow) 1989-09-04

Similar Documents

Publication Publication Date Title
US6441400B1 (en) Semiconductor device and method of fabricating the same
KR20000048011A (ko) 반도체 장치
JP2936769B2 (ja) 半導体装置用リードフレーム
JPH0650989Y2 (ja) リードフレーム
JP3575945B2 (ja) 半導体装置の製造方法
JPH01216563A (ja) リードフレームの製造方法
JPH0661401A (ja) リードフレームおよびその製造方法
JP3136029B2 (ja) 半導体装置
JPS63308358A (ja) リ−ドフレ−ム
JP2754236B2 (ja) リードフレームおよびそれを使用する半導体装置の製造方法
JPH0661378A (ja) 半導体装置
JP3018211B2 (ja) リードフレーム
JP2524645B2 (ja) リ―ドフレ―ムおよびその製造方法
JP2816757B2 (ja) 半導体装置の製造方法
JP2527503B2 (ja) リ―ドフレ―ムおよびその製造方法
JP3289000B2 (ja) 半導体装置の製造方法
JP2582682B2 (ja) リードフレームおよびその製造方法
JPH0455539B2 (enrdf_load_stackoverflow)
JP2756857B2 (ja) リードフレームの製造方法
KR100833938B1 (ko) 반도체 패키지용 리드프레임 및 리드프레임 제조 방법
JP2001077136A (ja) 樹脂封止型半導体装置の製造方法
JPH08116013A (ja) リードフレームとこれを用いて組み立てられた半導体装置
JPH0294547A (ja) リードフレームの製造方法
JPS61168947A (ja) 半導体装置の製造方法およびそれに用いるリ−ドフレ−ム
JPH08264702A (ja) 半導体装置のリードフレーム及びこれを用いた半導体装置