JPH06243111A - ２つの非同期プロセッサ間でランダムアクセスメモリを共用する方法及びその方法を実施するための電子回路 - Google Patents

２つの非同期プロセッサ間でランダムアクセスメモリを共用する方法及びその方法を実施するための電子回路

Info

Publication number
JPH06243111A
JPH06243111A JP5147565A JP14756593A JPH06243111A JP H06243111 A JPH06243111 A JP H06243111A JP 5147565 A JP5147565 A JP 5147565A JP 14756593 A JP14756593 A JP 14756593A JP H06243111 A JPH06243111 A JP H06243111A
Authority
JP
Japan
Prior art keywords
processor
memory
signal
read
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5147565A
Other languages
English (en)
Japanese (ja)
Inventor
Picco Andre
ピッコ アンドレ
Menut Patrick
メニュ パトリック
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
STMicroelectronics lnc USA
Original Assignee
SGS Thomson Microelectronics SA
SGS Thomson Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics SA, SGS Thomson Microelectronics Inc filed Critical SGS Thomson Microelectronics SA
Publication of JPH06243111A publication Critical patent/JPH06243111A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Information Transfer Systems (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
JP5147565A 1992-06-19 1993-06-18 ２つの非同期プロセッサ間でランダムアクセスメモリを共用する方法及びその方法を実施するための電子回路 Pending JPH06243111A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9207507 1992-06-19
FR9207507A FR2692698A1 (fr) 1992-06-19 1992-06-19 Procédé pour partager une mémoire à accès direct entre deux processeurs asynchrones et circuit électronique pour la mise en Óoeuvre de ce procédé.

Publications (1)

Publication Number Publication Date
JPH06243111A true JPH06243111A (ja) 1994-09-02

Family

ID=9430953

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5147565A Pending JPH06243111A (ja) 1992-06-19 1993-06-18 ２つの非同期プロセッサ間でランダムアクセスメモリを共用する方法及びその方法を実施するための電子回路

Country Status (5)

Country Link
US (1) US5930502A (enExample)
EP (1) EP0575229B1 (enExample)
JP (1) JPH06243111A (enExample)
DE (1) DE69315264T2 (enExample)
FR (1) FR2692698A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007508607A (ja) * 2003-10-08 2007-04-05 テレフオンアクチーボラゲット エル エム エリクソン（パブル） 複数のプロセッサと１つのメモリシステムを有するシステムのためのメモリインタフェース
WO2020021551A1 (en) * 2018-07-24 2020-01-30 Jerusalem College Of Technology System for implementing shared lock free memory implementing composite assignment

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0816530A (ja) * 1994-07-04 1996-01-19 Kurieiteibu Design:Kk コプロセサシステムおよび補助演算機能付外部メモリ装置
JP3661235B2 (ja) * 1995-08-28 2005-06-15 株式会社日立製作所 共有メモリシステム、並列型処理装置並びにメモリｌｓｉ
EP0955590B1 (en) * 1997-10-27 2003-05-07 Mitsubishi Denki Kabushiki Kaisha Data interface and high-speed communication using the same
JP2004522235A (ja) * 2001-07-18 2004-07-22 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ 多重プロセッサデバイスにおける不揮発性メモリ装置と方法
EP1338956A1 (fr) 2002-02-20 2003-08-27 STMicroelectronics S.A. Dispositif électronique de traitement de données, en particulier processeur audio pour un décodeur audio/vidéo
US7917673B2 (en) * 2003-09-20 2011-03-29 Samsung Electronics Co., Ltd. Communication device and method having a shared local memory
FR2888017B1 (fr) * 2005-07-01 2007-08-31 Atmel Nantes Sa Sa Dispositif d'arbitrage asynchrone et microcontroleur comprenant un tel dispositif d'arbitrage
KR100855587B1 (ko) * 2007-01-17 2008-09-01 삼성전자주식회사 메일박스 영역을 가지는 멀티 패스 액세스블 반도체 메모리장치 및 그에 따른 메일박스 액세스 제어방법
DE102007028802B4 (de) * 2007-06-22 2010-04-08 Qimonda Ag Integrierte Logikschaltung und Verfahren zum Herstellen einer integrierten Logikschaltung
US7941594B2 (en) * 2007-09-21 2011-05-10 Freescale Semiconductor, Inc. SDRAM sharing using a control surrogate
KR101366967B1 (ko) * 2012-06-12 2014-02-25 엘에스산전 주식회사 메모리 공유 회로
CN103729312B (zh) * 2012-10-11 2016-12-21 中国航空工业集团公司第六三一研究所 基于异步fifo的多路异步数据同步方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4164787A (en) * 1977-11-09 1979-08-14 Bell Telephone Laboratories, Incorporated Multiple microprocessor intercommunication arrangement
GB2053537B (en) * 1979-07-10 1983-08-10 Lucas Industries Ltd Digital computing apparatus
US4594657A (en) * 1983-04-22 1986-06-10 Motorola, Inc. Semaphore for memory shared by two asynchronous microcomputers
US4616310A (en) * 1983-05-20 1986-10-07 International Business Machines Corporation Communicating random access memory
JPS61166668A (ja) * 1985-01-19 1986-07-28 Panafacom Ltd 多重プロセツサ制御方式
DE3502721A1 (de) * 1985-01-28 1986-07-31 Robert Bosch Gmbh, 7000 Stuttgart Multiprozessorsystem
US5179665A (en) * 1987-06-24 1993-01-12 Westinghouse Electric Corp. Microprocessor information exchange with updating of messages by asynchronous processors using assigned and/or available buffers in dual port memory
US5263150A (en) * 1990-04-20 1993-11-16 Chai I Fan Computer system employing asynchronous computer network through common memory

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007508607A (ja) * 2003-10-08 2007-04-05 テレフオンアクチーボラゲット エル エム エリクソン（パブル） 複数のプロセッサと１つのメモリシステムを有するシステムのためのメモリインタフェース
WO2020021551A1 (en) * 2018-07-24 2020-01-30 Jerusalem College Of Technology System for implementing shared lock free memory implementing composite assignment
US11646063B2 (en) 2018-07-24 2023-05-09 Jerusalem College Of Technology System for implementing shared lock free memory implementing composite assignment

Also Published As

Publication number Publication date
DE69315264D1 (de) 1998-01-02
EP0575229A1 (fr) 1993-12-22
DE69315264T2 (de) 1998-03-12
FR2692698B1 (enExample) 1997-02-28
EP0575229B1 (fr) 1997-11-19
FR2692698A1 (fr) 1993-12-24
US5930502A (en) 1999-07-27

Similar Documents

Publication Publication Date Title
JPH03129548A (ja) デュアル・ポート・メモリとその通信方法
US6532525B1 (en) Method and apparatus for accessing memory
US5293491A (en) Data processing system and memory controller for lock semaphore operations
JPH06243111A (ja) ２つの非同期プロセッサ間でランダムアクセスメモリを共用する方法及びその方法を実施するための電子回路
EP0426329A1 (en) Combined synchronous and asynchronous memory controller
JPH04230544A (ja) ダイナミックメモリシステムのタイミングを動的に設定するデータ処理装置
JP2000501536A (ja) 種々のメモリセグメント間のメモリコントロールシーケンスのタイミングを最適にするメモリコントローラユニット
US5555209A (en) Circuit for latching data signals from DRAM memory
US5787489A (en) Synchronous SRAM having pipelined enable
EP0579515B1 (en) Asynchronous bus interface for minimising asynchronous bus data transfer times
US6611893B1 (en) Data bus method and apparatus providing variable data rates using a smart bus arbiter
JPH0271344A (ja) マイクロコンピユータ・システム
US5442775A (en) Two clock microprocessor design with stall
US6094703A (en) Synchronous SRAM having pipelined memory access enable for a burst of addresses
EP0421627A2 (en) Memory device
US6205514B1 (en) Synchronous SRAM having global write enable
EP0184320B1 (en) Improved performance memory bus architecture
JP3240863B2 (ja) 調停回路
JPH02153453A (ja) 非同期データ伝送装置
KR100441996B1 (ko) 직접 메모리 액세스 제어기 및 제어 방법
JP3266610B2 (ja) Ｄｍａ転送方式
KR940012152A (ko) 멀티프로세서의 듀얼포트 메모리 액세스 제어장치
JP3381272B2 (ja) データ転送方法及びデータ処理装置
JPH06301631A (ja) メモリ制御回路
JPS6059462A (ja) 双方向デ−タ・バスのパイプライン・アクセス・メモリ

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20040330