JPH0583178B2 - - Google Patents

Info

Publication number
JPH0583178B2
JPH0583178B2 JP62107498A JP10749887A JPH0583178B2 JP H0583178 B2 JPH0583178 B2 JP H0583178B2 JP 62107498 A JP62107498 A JP 62107498A JP 10749887 A JP10749887 A JP 10749887A JP H0583178 B2 JPH0583178 B2 JP H0583178B2
Authority
JP
Japan
Prior art keywords
lead
internal
die pad
leads
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP62107498A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63272043A (ja
Inventor
Minao Isayama
Michiaki Kita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsui High Tec Inc
Original Assignee
Mitsui High Tec Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsui High Tec Inc filed Critical Mitsui High Tec Inc
Priority to JP62107498A priority Critical patent/JPS63272043A/ja
Publication of JPS63272043A publication Critical patent/JPS63272043A/ja
Publication of JPH0583178B2 publication Critical patent/JPH0583178B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP62107498A 1987-04-30 1987-04-30 半導体装置およびその製造方法 Granted JPS63272043A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62107498A JPS63272043A (ja) 1987-04-30 1987-04-30 半導体装置およびその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62107498A JPS63272043A (ja) 1987-04-30 1987-04-30 半導体装置およびその製造方法

Publications (2)

Publication Number Publication Date
JPS63272043A JPS63272043A (ja) 1988-11-09
JPH0583178B2 true JPH0583178B2 (fr) 1993-11-25

Family

ID=14460731

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62107498A Granted JPS63272043A (ja) 1987-04-30 1987-04-30 半導体装置およびその製造方法

Country Status (1)

Country Link
JP (1) JPS63272043A (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030053970A (ko) * 2001-12-24 2003-07-02 동부전자 주식회사 반도체 패키지의 리드 프레임

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60113932A (ja) * 1983-11-26 1985-06-20 Mitsubishi Electric Corp 樹脂封止半導体装置の組立方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5577850U (fr) * 1978-11-24 1980-05-29

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60113932A (ja) * 1983-11-26 1985-06-20 Mitsubishi Electric Corp 樹脂封止半導体装置の組立方法

Also Published As

Publication number Publication date
JPS63272043A (ja) 1988-11-09

Similar Documents

Publication Publication Date Title
JP3205235B2 (ja) リードフレーム、樹脂封止型半導体装置、その製造方法及び該製造方法で用いる半導体装置製造用金型
US4994411A (en) Process of producing semiconductor device
JPH0722567A (ja) モールド樹脂封止型半導体装置とその製造方法
JPH0797594B2 (ja) 半導体集積回路装置
JPH0583178B2 (fr)
US20030080405A1 (en) Semiconductor device and method for producing the same
JPH0294552A (ja) リードフレームおよび半導体装置の製造方法
JP2890621B2 (ja) 混成集積回路装置
JP2714335B2 (ja) 半導体装置
JP2564596B2 (ja) 半導体装置の製造方法
JP2503646B2 (ja) リ―ドフレ―ムおよび半導体集積回路装置
JP2515882B2 (ja) リ―ドフレ―ム、リ―ドフレ―ムの製造方法、半導体装置および半導体装置の製造方法
JP2635722B2 (ja) リードフレームおよびその製造方法
JP2509435Y2 (ja) リ―ドフレ―ム
JPS63272062A (ja) リ−ドフレ−ム
JPH05121624A (ja) 半導体装置のリードフレーム
JPH03102859A (ja) 半導体装置の製造方法
JPH03124055A (ja) リードフレームの製造方法およびこれを用いた半導体装置
JPH02156661A (ja) リードフレームおよびその製造方法
KR200142844Y1 (ko) 리드프레임
JPH0750381A (ja) 半導体装置およびその実装構造
JPH02156660A (ja) 半導体装置の製造方法
JPH03284868A (ja) リードフレームおよびこれを用いた半導体装置
JPH0613528A (ja) 電子部品のパッケージ構造及びその製造方法
JPH01128440A (ja) 樹脂封止型半導体装置

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees