JPH0580698B2 - - Google Patents

Info

Publication number
JPH0580698B2
JPH0580698B2 JP60242141A JP24214185A JPH0580698B2 JP H0580698 B2 JPH0580698 B2 JP H0580698B2 JP 60242141 A JP60242141 A JP 60242141A JP 24214185 A JP24214185 A JP 24214185A JP H0580698 B2 JPH0580698 B2 JP H0580698B2
Authority
JP
Japan
Prior art keywords
read
data
register
write
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP60242141A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62102354A (ja
Inventor
Yasutomo Sakurai
Juji Kamisaka
Masayoshi Takei
Ryoichi Nishimachi
Kazuyasu Nonomura
Takeshi Murata
Takahito Noda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60242141A priority Critical patent/JPS62102354A/ja
Publication of JPS62102354A publication Critical patent/JPS62102354A/ja
Publication of JPH0580698B2 publication Critical patent/JPH0580698B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Executing Machine-Instructions (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
JP60242141A 1985-10-29 1985-10-29 アクセス制御方式 Granted JPS62102354A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60242141A JPS62102354A (ja) 1985-10-29 1985-10-29 アクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60242141A JPS62102354A (ja) 1985-10-29 1985-10-29 アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS62102354A JPS62102354A (ja) 1987-05-12
JPH0580698B2 true JPH0580698B2 (enrdf_load_html_response) 1993-11-10

Family

ID=17084921

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60242141A Granted JPS62102354A (ja) 1985-10-29 1985-10-29 アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS62102354A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03273354A (ja) * 1990-03-23 1991-12-04 Japan Electron Control Syst Co Ltd 制御装置の相互通信方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57191753A (en) * 1981-05-22 1982-11-25 Hitachi Ltd Register controlling system

Also Published As

Publication number Publication date
JPS62102354A (ja) 1987-05-12

Similar Documents

Publication Publication Date Title
JPH10187359A (ja) データ記憶システム及び同システムに適用するデータ転送方法
US4835684A (en) Microcomputer capable of transferring data from one location to another within a memory without an intermediary data bus
CA1279407C (en) Buffer storage control system
EP0285634B1 (en) Method to execute two instruction sequences in an order determined in advance
EP0287600B1 (en) Method and device to execute two instruction sequences in an order determined in advance
JPS6145272B2 (enrdf_load_html_response)
US5917839A (en) Apparatus and method for a read-modify-write operation in a dynamic random access memory
JPH0580698B2 (enrdf_load_html_response)
JP2522412B2 (ja) プログラマブルコントロ―ラと入出力装置の間の通信方法
JPH0340417B2 (enrdf_load_html_response)
JPS6326753A (ja) メモリ−バス制御方法
JPS63142455A (ja) 半導体記憶装置
JPS6146552A (ja) 情報処理装置
JPS5856891B2 (ja) 情報処理システム
JP2642087B2 (ja) 主記憶装置間データ転送処理機構
JPS617954A (ja) 主メモリの読み出し方式
JP2606824Y2 (ja) マルチポートメモリ装置
JP2555580B2 (ja) 記憶装置制御方式
JPS62145345A (ja) 直接メモリアクセス間隔制御方式
JPS5875250A (ja) デジタル情報処理装置
JPS61120396A (ja) マイクロ・プロセッサ
JPS63271560A (ja) 入出力アクセス回路
JPH0236011B2 (enrdf_load_html_response)
JPH02257344A (ja) キャッシュ・メインメモリ制御回路
JPS63182764A (ja) 記憶装置制御方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees