JPH0579196B2 - - Google Patents

Info

Publication number
JPH0579196B2
JPH0579196B2 JP2792386A JP2792386A JPH0579196B2 JP H0579196 B2 JPH0579196 B2 JP H0579196B2 JP 2792386 A JP2792386 A JP 2792386A JP 2792386 A JP2792386 A JP 2792386A JP H0579196 B2 JPH0579196 B2 JP H0579196B2
Authority
JP
Japan
Prior art keywords
plating
etching
metal
copper foil
etching resist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2792386A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62186588A (ja
Inventor
Tatsuo Nakano
Takeo Iguchi
Yoshihiko Mochizuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denka Co Ltd
Original Assignee
Denki Kagaku Kogyo KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denki Kagaku Kogyo KK filed Critical Denki Kagaku Kogyo KK
Priority to JP2792386A priority Critical patent/JPS62186588A/ja
Publication of JPS62186588A publication Critical patent/JPS62186588A/ja
Publication of JPH0579196B2 publication Critical patent/JPH0579196B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Manufacturing Of Printed Circuit Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Insulated Metal Substrates For Printed Circuits (AREA)
JP2792386A 1986-02-13 1986-02-13 貴金属メツキ回路基板の製造法 Granted JPS62186588A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2792386A JPS62186588A (ja) 1986-02-13 1986-02-13 貴金属メツキ回路基板の製造法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2792386A JPS62186588A (ja) 1986-02-13 1986-02-13 貴金属メツキ回路基板の製造法

Publications (2)

Publication Number Publication Date
JPS62186588A JPS62186588A (ja) 1987-08-14
JPH0579196B2 true JPH0579196B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-11-01

Family

ID=12234404

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2792386A Granted JPS62186588A (ja) 1986-02-13 1986-02-13 貴金属メツキ回路基板の製造法

Country Status (1)

Country Link
JP (1) JPS62186588A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01260886A (ja) * 1988-04-11 1989-10-18 Minolta Camera Co Ltd プリント基板の製造方法

Also Published As

Publication number Publication date
JPS62186588A (ja) 1987-08-14

Similar Documents

Publication Publication Date Title
TWI307142B (en) Semiconductor package substrate having different thicknesses between wire bonding pad and ball pad and method for fabricating the same
EP0362161A2 (en) Method of manufacturing a substrate for microwave integrated circuits
US6472609B2 (en) Printed-wiring substrate and method for fabricating the printed-wiring substrate
US7169313B2 (en) Plating method for circuitized substrates
JP4172893B2 (ja) 金属ベース回路基板の製造方法
JPH0579196B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2713037B2 (ja) プリント配線板及びその製造方法
JPS61284991A (ja) アルミニウム/銅複合箔張基板の回路形成法
JPS59124794A (ja) 電子回路基板の製造方法
JP3199193B2 (ja) 半導体搭載用回路基板およびその製造方法
JP4252227B2 (ja) 両面可撓性回路基板の製造法
JPS59188997A (ja) ワイヤボンデイング用プリント配線基板の製造方法
JPS622591A (ja) 金属ベ−ス混成集積回路基板の製法
JPH0521951A (ja) 銅張積層板用銅箔
JPS61212097A (ja) 内層パタ−ン部が露出するプリント基板の製造法
JPH1051110A (ja) プリント配線板およびそれを用いた半導体装置
JPH08274123A (ja) 混成集積回路基板用導体の製造方法
JPS63260198A (ja) 多層回路板の製造方法
JPS63283097A (ja) パタ−ン形成法
JP2004228108A (ja) 積層箔
JPS58225697A (ja) 金属ベ−スプリント配線板の製造方法
JP2002329754A (ja) テープキャリアの製造方法
JPH0231871B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2004074501A (ja) 積層箔およびそれを用いた配線板の製造方法
JPS62176188A (ja) ワイヤ−ボンデイング可能な大電流用回路基板の製造法