JPH0578864B2 - - Google Patents

Info

Publication number
JPH0578864B2
JPH0578864B2 JP62301827A JP30182787A JPH0578864B2 JP H0578864 B2 JPH0578864 B2 JP H0578864B2 JP 62301827 A JP62301827 A JP 62301827A JP 30182787 A JP30182787 A JP 30182787A JP H0578864 B2 JPH0578864 B2 JP H0578864B2
Authority
JP
Japan
Prior art keywords
coprocessor
instruction
cpu
signal line
busy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62301827A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01142967A (ja
Inventor
Akira Kuwata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP62301827A priority Critical patent/JPH01142967A/ja
Publication of JPH01142967A publication Critical patent/JPH01142967A/ja
Publication of JPH0578864B2 publication Critical patent/JPH0578864B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
JP62301827A 1987-11-30 1987-11-30 コプロセッサ制御方式 Granted JPH01142967A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62301827A JPH01142967A (ja) 1987-11-30 1987-11-30 コプロセッサ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62301827A JPH01142967A (ja) 1987-11-30 1987-11-30 コプロセッサ制御方式

Publications (2)

Publication Number Publication Date
JPH01142967A JPH01142967A (ja) 1989-06-05
JPH0578864B2 true JPH0578864B2 (OSRAM) 1993-10-29

Family

ID=17901638

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62301827A Granted JPH01142967A (ja) 1987-11-30 1987-11-30 コプロセッサ制御方式

Country Status (1)

Country Link
JP (1) JPH01142967A (OSRAM)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930006553A (ko) * 1991-09-27 1993-04-21 리차드 이. 살웬 디지탈 컴퓨터 시스템
WO2000068782A1 (fr) * 1999-05-06 2000-11-16 Hitachi, Ltd. Procede de mise au point d'un circuit integre a semiconducteur

Also Published As

Publication number Publication date
JPH01142967A (ja) 1989-06-05

Similar Documents

Publication Publication Date Title
US4729094A (en) Method and apparatus for coordinating execution of an instruction by a coprocessor
US4715013A (en) Coprocessor instruction format
JPS638489B2 (OSRAM)
US4731736A (en) Method and apparatus for coordinating execution of an instruction by a selected coprocessor
US4750110A (en) Method and apparatus for executing an instruction contingent upon a condition present in another data processor
EP0525831B1 (en) Method and apparatus for enabling a processor to coordinate with a coprocessor in the execution of an instruction which is in the intruction stream of the processor.
US4914578A (en) Method and apparatus for interrupting a coprocessor
US4821231A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
JPH0578864B2 (OSRAM)
US4994961A (en) Coprocessor instruction format
US4758978A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
JP2846904B2 (ja) 付加演算装置制御方式
JPS5819094B2 (ja) 優先ベクトル割込み装置
JPH02252044A (ja) コプロセッサ及びデータ転送制御方式
JP2990800B2 (ja) 割込み処理装置
US4811274A (en) Method and apparatus for selectively evaluating an effective address for a coprocessor
JP2504224B2 (ja) デ―タ処理装置
JPS62269237A (ja) デ−タプロセツサ
JPH02263256A (ja) マイクロコンピュータ及びコントローラ
JPH01263732A (ja) マイクロプロセッサーの特定動作処理方式
JPH0492936A (ja) メモリアクセス制御装置
JPH0460858A (ja) 割込アドレス設定制御方式
JPH0115902B2 (OSRAM)
JPS6395540A (ja) メモリインタフエ−ス回路
JPH01255037A (ja) 電子計算機