JPH0578187B2 - - Google Patents
Info
- Publication number
- JPH0578187B2 JPH0578187B2 JP58206958A JP20695883A JPH0578187B2 JP H0578187 B2 JPH0578187 B2 JP H0578187B2 JP 58206958 A JP58206958 A JP 58206958A JP 20695883 A JP20695883 A JP 20695883A JP H0578187 B2 JPH0578187 B2 JP H0578187B2
- Authority
- JP
- Japan
- Prior art keywords
- fuse
- memory cell
- insulating film
- bit line
- fetq
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
- H01L23/5258—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive the change of state resulting from the use of an external beam, e.g. laser beam or ion beam
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58206958A JPS6098665A (ja) | 1983-11-02 | 1983-11-02 | 半導体メモリ装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58206958A JPS6098665A (ja) | 1983-11-02 | 1983-11-02 | 半導体メモリ装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1186651A Division JPH02146767A (ja) | 1989-07-19 | 1989-07-19 | 半導体メモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6098665A JPS6098665A (ja) | 1985-06-01 |
| JPH0578187B2 true JPH0578187B2 (enrdf_load_stackoverflow) | 1993-10-28 |
Family
ID=16531825
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58206958A Granted JPS6098665A (ja) | 1983-11-02 | 1983-11-02 | 半導体メモリ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6098665A (enrdf_load_stackoverflow) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60261154A (ja) * | 1984-06-08 | 1985-12-24 | Hitachi Micro Comput Eng Ltd | 半導体集積回路装置の製造方法 |
| JPH01169943A (ja) * | 1987-12-24 | 1989-07-05 | Fujitsu Ltd | 半導体記憶装置 |
| JPH07130861A (ja) * | 1994-01-31 | 1995-05-19 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
| JP2719751B2 (ja) * | 1994-01-31 | 1998-02-25 | 株式会社日立製作所 | 半導体集積回路装置の製造方法 |
| JPH09102193A (ja) * | 1995-10-04 | 1997-04-15 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JPH1187646A (ja) * | 1997-09-02 | 1999-03-30 | Mitsubishi Electric Corp | 半導体集積回路およびその製造方法 |
| JP4738605B2 (ja) * | 2001-01-29 | 2011-08-03 | 大和製衡株式会社 | 洗浄指示機能を具えた計量器 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6044829B2 (ja) * | 1982-03-18 | 1985-10-05 | 富士通株式会社 | 半導体装置の製造方法 |
-
1983
- 1983-11-02 JP JP58206958A patent/JPS6098665A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6098665A (ja) | 1985-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7982221B2 (en) | Semiconductor memory device having three dimensional structure | |
| KR100746220B1 (ko) | 적층된 노드 콘택 구조체들과 적층된 박막 트랜지스터들을채택하는 반도체 집적회로들 및 그 제조방법들 | |
| US4455495A (en) | Programmable semiconductor integrated circuitry including a programming semiconductor element | |
| EP0175378B1 (en) | Dynamic random access memory (dram) | |
| EP0535681B1 (en) | Semiconductor body, its manufacturing method, and semiconductor device using the body | |
| KR100199258B1 (ko) | 반도체집적회로장치 | |
| US5317178A (en) | Offset dual gate thin film field effect transistor | |
| US6838737B2 (en) | Semiconductor device for applying well bias and method of fabricating the same | |
| US5654572A (en) | Static random access memory device | |
| US5281843A (en) | Thin-film transistor, free from parasitic operation | |
| JPS5828750B2 (ja) | 半導体装置 | |
| US4608668A (en) | Semiconductor device | |
| US6031271A (en) | High yield semiconductor device and method of fabricating the same | |
| JPS61292951A (ja) | 半導体集積回路装置の製法 | |
| JPH0578187B2 (enrdf_load_stackoverflow) | ||
| US6583518B2 (en) | Cross-diffusion resistant dual-polycide semiconductor structure and method | |
| JP3568562B2 (ja) | ヒューズ回路及び半導体記憶装置 | |
| JP2601171B2 (ja) | スタティック型半導体記憶装置 | |
| US6232195B1 (en) | Structure of semiconductor device | |
| US5879972A (en) | SRAM device and method of manufacturing the same | |
| JPS6140141B2 (enrdf_load_stackoverflow) | ||
| KR100199274B1 (ko) | 반도체장치 및 그의 제조방법 | |
| JP2621824B2 (ja) | 半導体装置の製造方法 | |
| JPH02146767A (ja) | 半導体メモリ装置 | |
| JP2663953B2 (ja) | 半導体装置 |