JPH0574865B2 - - Google Patents
Info
- Publication number
- JPH0574865B2 JPH0574865B2 JP11445985A JP11445985A JPH0574865B2 JP H0574865 B2 JPH0574865 B2 JP H0574865B2 JP 11445985 A JP11445985 A JP 11445985A JP 11445985 A JP11445985 A JP 11445985A JP H0574865 B2 JPH0574865 B2 JP H0574865B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal device
- data
- computer
- circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000006870 function Effects 0.000 claims description 22
- 230000004044 response Effects 0.000 claims description 10
- 230000005540 biological transmission Effects 0.000 claims description 6
- 230000000295 complement effect Effects 0.000 claims description 2
- 238000000034 method Methods 0.000 description 4
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11445985A JPS61271557A (ja) | 1985-05-28 | 1985-05-28 | インタフエ−ス補助装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11445985A JPS61271557A (ja) | 1985-05-28 | 1985-05-28 | インタフエ−ス補助装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61271557A JPS61271557A (ja) | 1986-12-01 |
| JPH0574865B2 true JPH0574865B2 (enrdf_load_stackoverflow) | 1993-10-19 |
Family
ID=14638262
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11445985A Granted JPS61271557A (ja) | 1985-05-28 | 1985-05-28 | インタフエ−ス補助装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61271557A (enrdf_load_stackoverflow) |
-
1985
- 1985-05-28 JP JP11445985A patent/JPS61271557A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61271557A (ja) | 1986-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4716525A (en) | Peripheral controller for coupling data buses having different protocol and transfer rates | |
| EP0009678B1 (en) | Computer input/output apparatus | |
| EP0303751A1 (en) | Interface mechanism for controlling the exchange of information between two devices | |
| US5068785A (en) | Bus control for small computer system interface with transfer indication preceding final word transfer and buffer empty indication preceding receipt acknowledgement | |
| JPH0332094B2 (enrdf_load_stackoverflow) | ||
| US4622630A (en) | Data processing system having unique bus control protocol | |
| US4729090A (en) | DMA system employing plural bus request and grant signals for improving bus data transfer speed | |
| JPH0429102B2 (enrdf_load_stackoverflow) | ||
| JP2962787B2 (ja) | 通信制御方式 | |
| JPH0574865B2 (enrdf_load_stackoverflow) | ||
| US5931932A (en) | Dynamic retry mechanism to prevent corrupted data based on posted transactions on the PCI bus | |
| JPS5995662A (ja) | メモリアクセス選択回路 | |
| US5603057A (en) | System for initiating data transfer between input/output devices having separate address spaces in accordance with initializing information in two address packages | |
| JP2574821B2 (ja) | ダイレクトメモリアクセス・コントローラ | |
| JP3261665B2 (ja) | データ転送方法及びデータ処理システム | |
| JPS61123244A (ja) | デ−タ通信処理装置 | |
| KR950009576B1 (ko) | 버스 인터페이스 장치 | |
| JPH067379B2 (ja) | ダイレクト・メモリ・アクセス・コントロ−ル回路 | |
| RU2018944C1 (ru) | Устройство для сопряжения эвм с внешними объектами | |
| JP2803270B2 (ja) | Ｓｃｓｉホストアダプタ回路 | |
| JP2563807B2 (ja) | ダイレクトメモリアクセス制御回路 | |
| JP2924232B2 (ja) | コマンドチェック装置 | |
| JPS6012668B2 (ja) | ダイレクトメモリアクセス装置のインタ−フエイス回路 | |
| JPS58213336A (ja) | 通信制御装置 | |
| JPH0154730B2 (enrdf_load_stackoverflow) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |