JPH0573088B2 - - Google Patents

Info

Publication number
JPH0573088B2
JPH0573088B2 JP59273869A JP27386984A JPH0573088B2 JP H0573088 B2 JPH0573088 B2 JP H0573088B2 JP 59273869 A JP59273869 A JP 59273869A JP 27386984 A JP27386984 A JP 27386984A JP H0573088 B2 JPH0573088 B2 JP H0573088B2
Authority
JP
Japan
Prior art keywords
wiring
gate
array
input
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59273869A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61154314A (ja
Inventor
Koichi Fujii
Akira Takada
Zenji Oka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP59273869A priority Critical patent/JPS61154314A/ja
Publication of JPS61154314A publication Critical patent/JPS61154314A/ja
Publication of JPH0573088B2 publication Critical patent/JPH0573088B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516Test of programmable logic devices [PLDs]

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
JP59273869A 1984-12-27 1984-12-27 書込可能な論理回路装置 Granted JPS61154314A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59273869A JPS61154314A (ja) 1984-12-27 1984-12-27 書込可能な論理回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59273869A JPS61154314A (ja) 1984-12-27 1984-12-27 書込可能な論理回路装置

Publications (2)

Publication Number Publication Date
JPS61154314A JPS61154314A (ja) 1986-07-14
JPH0573088B2 true JPH0573088B2 (enrdf_load_stackoverflow) 1993-10-13

Family

ID=17533693

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59273869A Granted JPS61154314A (ja) 1984-12-27 1984-12-27 書込可能な論理回路装置

Country Status (1)

Country Link
JP (1) JPS61154314A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55127732A (en) * 1979-03-24 1980-10-02 Mitsubishi Electric Corp Program logic array circuit

Also Published As

Publication number Publication date
JPS61154314A (ja) 1986-07-14

Similar Documents

Publication Publication Date Title
JP2607470B2 (ja) プログラム可能な論理装置
EP0568016B1 (en) Semiconductor memory device having multiple selector unit simultaneously selecting memory cells from memory cell blocks in test mode of operation
JPH06318864A (ja) フィールドプログラマブルゲートアレイ
JPH04223714A (ja) プログラマブル論理装置及び積項信号を発生する方法
JPH09578U (ja) 欠陥を迂回する回路
US6798272B2 (en) Shift register for sequential fuse latch operation
US4930107A (en) Method and apparatus for programming and verifying programmable elements in programmable devices
JPS63220500A (ja) 半導体記憶装置の冗長回路
US5982683A (en) Enhanced method of testing semiconductor devices having nonvolatile elements
JPH09204794A (ja) 冗長アーキテクチュア
JP2612618B2 (ja) 半導体集積回路装置
US6868021B2 (en) Rapidly testable semiconductor memory device
US5828622A (en) Clocked sense amplifier with wordline tracking
US6256681B1 (en) Data buffer for programmable memory
KR950010761B1 (ko) 분할된 판독 데이타 버스 시스템을 갖는 반도체 메모리 디바이스
JPH10206506A (ja) より低い周波数のテスタを使用して高周波数集積回路をテストする方法及び装置
US7102934B1 (en) Sense amplifier systems and methods
US5696716A (en) Programmable memory element
US5465055A (en) RAM-logic tile for field programmable gate arrays
JP3901250B2 (ja) 集積回路メモリ装置の単一ビット欠陥テスト回路及び方法
JPS61222090A (ja) フラツシユクリア機能をもつスタテイツクram
JPH0573088B2 (enrdf_load_stackoverflow)
KR19990012411A (ko) 복합 데이터 테스트가 간단한 반도체 메모리장치
US6249466B1 (en) Row redundancy scheme
KR940003084B1 (ko) 프로그래머블 로직 어레이

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term