JPH0571166B2 - - Google Patents

Info

Publication number
JPH0571166B2
JPH0571166B2 JP62121829A JP12182987A JPH0571166B2 JP H0571166 B2 JPH0571166 B2 JP H0571166B2 JP 62121829 A JP62121829 A JP 62121829A JP 12182987 A JP12182987 A JP 12182987A JP H0571166 B2 JPH0571166 B2 JP H0571166B2
Authority
JP
Japan
Prior art keywords
semiconductor device
positioning
semiconductor
positioning mark
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP62121829A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63285947A (ja
Inventor
Kazutaka Ikeyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Kyushu Ltd
Original Assignee
NEC Kyushu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Kyushu Ltd filed Critical NEC Kyushu Ltd
Priority to JP62121829A priority Critical patent/JPS63285947A/ja
Publication of JPS63285947A publication Critical patent/JPS63285947A/ja
Publication of JPH0571166B2 publication Critical patent/JPH0571166B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
JP62121829A 1987-05-18 1987-05-18 半導体装置の製造方法 Granted JPS63285947A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62121829A JPS63285947A (ja) 1987-05-18 1987-05-18 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62121829A JPS63285947A (ja) 1987-05-18 1987-05-18 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS63285947A JPS63285947A (ja) 1988-11-22
JPH0571166B2 true JPH0571166B2 (enrdf_load_stackoverflow) 1993-10-06

Family

ID=14820959

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62121829A Granted JPS63285947A (ja) 1987-05-18 1987-05-18 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS63285947A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3634505B2 (ja) * 1996-05-29 2005-03-30 株式会社ルネサステクノロジ アライメントマーク配置方法
US6005294A (en) * 1996-05-29 1999-12-21 Mitsubishi Denki Kabushiki Kaisha Method of arranging alignment marks

Also Published As

Publication number Publication date
JPS63285947A (ja) 1988-11-22

Similar Documents

Publication Publication Date Title
JP3042639B2 (ja) 半導体装置製造用フォトレティクル
JPH0419545B2 (enrdf_load_stackoverflow)
JP2859855B2 (ja) 半導体素子の微細パターンアライメント方法
JP2001274073A (ja) 重ね合わせ露光方法及び露光システム
JPH0571166B2 (enrdf_load_stackoverflow)
EP1091255A2 (en) Method of aligning mask and workpiece in exposure device
JP2830784B2 (ja) 位置誤差計測方法および半導体装置の製造方法
JPH0443407B2 (enrdf_load_stackoverflow)
JPH06204308A (ja) 半導体ウエハの特殊パターン位置認識方法
JPH0672766B2 (ja) 位置検出装置
JPH07111952B2 (ja) ホトリソグラフィー工程におけるガラスマスク
JPS6246239A (ja) 表面異物検査装置
JPH01304721A (ja) 標識を有する半導体基板
JP2003224061A (ja) 合わせずれ測定方法
JPS60246645A (ja) 半導体ウエハチツプの位置合わせ方法
JPS6232612A (ja) アライメントマ−ク
JP2903584B2 (ja) レジストレーション測定用マークの検出処理方法
JPH02183511A (ja) 半導体装置の製造方法
KR920006747B1 (ko) 중첩 정확도 향상을 위한 리소그라피(lithography) 공정방법
JPH04287909A (ja) ウエハのアライメント方法
KR20010028937A (ko) 반도체 웨이퍼 패턴의 크기 및 오버레이 측정방법
JPH0494522A (ja) アライメイト・マーク構造
JPH0226368B2 (enrdf_load_stackoverflow)
KR100611069B1 (ko) 얼라인 마크를 이용하여 오버레이 보정 및 정렬 보정을수행하는 방법
JPH0878316A (ja) 露光装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees