JPH0568665B2 - - Google Patents
Info
- Publication number
- JPH0568665B2 JPH0568665B2 JP58004880A JP488083A JPH0568665B2 JP H0568665 B2 JPH0568665 B2 JP H0568665B2 JP 58004880 A JP58004880 A JP 58004880A JP 488083 A JP488083 A JP 488083A JP H0568665 B2 JPH0568665 B2 JP H0568665B2
- Authority
- JP
- Japan
- Prior art keywords
- logic circuit
- line
- memory
- circuit section
- diagnosing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000003745 diagnosis Methods 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 10
- 238000002620 method output Methods 0.000 claims 1
- 230000000694 effects Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000002405 diagnostic procedure Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318572—Input/Output interfaces
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58004880A JPS59131181A (ja) | 1983-01-14 | 1983-01-14 | 論理回路部の診断方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58004880A JPS59131181A (ja) | 1983-01-14 | 1983-01-14 | 論理回路部の診断方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59131181A JPS59131181A (ja) | 1984-07-27 |
JPH0568665B2 true JPH0568665B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-09-29 |
Family
ID=11595985
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58004880A Granted JPS59131181A (ja) | 1983-01-14 | 1983-01-14 | 論理回路部の診断方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59131181A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1983
- 1983-01-14 JP JP58004880A patent/JPS59131181A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59131181A (ja) | 1984-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5509019A (en) | Semiconductor integrated circuit device having test control circuit in input/output area | |
US6028983A (en) | Apparatus and methods for testing a microprocessor chip using dedicated scan strings | |
US6044412A (en) | Integrated circuit pin sharing method and apparatus for diverse memory devices by multiplexing subsets of pins in accordance with operation modes | |
US4989208A (en) | Data processor | |
JPS636887B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US6493840B1 (en) | Testability architecture for modularized integrated circuits | |
KR950003973A (ko) | 회로 소자 상태의 진단 장치 및 그 방법, 디지탈 프로세서 시스템 | |
JPH0568665B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4766593A (en) | Monolithically integrated testable registers that cannot be directly addressed | |
KR100429095B1 (ko) | 집적회로의랜덤액세스메모리및이를테스트하는방법 | |
JPS60144857A (ja) | Cpu周辺回路 | |
JP2001035200A (ja) | 集積回路 | |
US4330842A (en) | Valid memory address pin elimination | |
EP0087314B1 (en) | Diagnostic system in a data processor | |
JP3204308B2 (ja) | マイクロコンピュータ及びそのテスト方法 | |
JPS6167147A (ja) | 集積回路のスキヤンイン・スキヤンアウト方式 | |
EP0502210B1 (en) | Semiconductor integrated circuit device with testing-controlling circuit provided in input/output region | |
JPS6032213B2 (ja) | 論理装置の診断方式 | |
JPS61155876A (ja) | 集積回路の診断方法 | |
JPH04204273A (ja) | Lsi実装ボード及びデータ処理装置 | |
JPS63257242A (ja) | 論理回路付半導体記憶装置 | |
JPS61198336A (ja) | スキヤン・イン制御方式 | |
KR950006547Y1 (ko) | 프로세서 이중화시 공통메모리 액세스회로 | |
JPH0632222B2 (ja) | ラツチ回路 | |
JPH0239247A (ja) | マイクロプロセッサ |