JPH0562787B2 - - Google Patents

Info

Publication number
JPH0562787B2
JPH0562787B2 JP62122410A JP12241087A JPH0562787B2 JP H0562787 B2 JPH0562787 B2 JP H0562787B2 JP 62122410 A JP62122410 A JP 62122410A JP 12241087 A JP12241087 A JP 12241087A JP H0562787 B2 JPH0562787 B2 JP H0562787B2
Authority
JP
Japan
Prior art keywords
block
section
memory
address
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62122410A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63288351A (ja
Inventor
Koichi Ooya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Asia Electronics Co
Original Assignee
Asia Electronics Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Asia Electronics Co filed Critical Asia Electronics Co
Priority to JP12241087A priority Critical patent/JPS63288351A/ja
Publication of JPS63288351A publication Critical patent/JPS63288351A/ja
Publication of JPH0562787B2 publication Critical patent/JPH0562787B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
JP12241087A 1987-05-21 1987-05-21 メモリ・ブロックの書き込み、読み出し回路 Granted JPS63288351A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12241087A JPS63288351A (ja) 1987-05-21 1987-05-21 メモリ・ブロックの書き込み、読み出し回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12241087A JPS63288351A (ja) 1987-05-21 1987-05-21 メモリ・ブロックの書き込み、読み出し回路

Publications (2)

Publication Number Publication Date
JPS63288351A JPS63288351A (ja) 1988-11-25
JPH0562787B2 true JPH0562787B2 (enrdf_load_html_response) 1993-09-09

Family

ID=14835116

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12241087A Granted JPS63288351A (ja) 1987-05-21 1987-05-21 メモリ・ブロックの書き込み、読み出し回路

Country Status (1)

Country Link
JP (1) JPS63288351A (enrdf_load_html_response)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0771666A (ja) * 1993-08-31 1995-03-17 Nagase Chuko Kk フランジ形管継手

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100496796B1 (ko) * 1997-12-29 2005-09-15 삼성전자주식회사 반도체메모리장치의어드레스카운팅제어회로

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58112124A (ja) * 1981-12-25 1983-07-04 Fujitsu Ltd Ｄｍａ制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0771666A (ja) * 1993-08-31 1995-03-17 Nagase Chuko Kk フランジ形管継手

Also Published As

Publication number Publication date
JPS63288351A (ja) 1988-11-25

Similar Documents

Publication Publication Date Title
US4183058A (en) Video store
JP2778222B2 (ja) 半導体集積回路装置
US6272583B1 (en) Microprocessor having built-in DRAM and internal data transfer paths wider and faster than independent external transfer paths
JPH0562787B2 (enrdf_load_html_response)
CA2261840A1 (en) Serial data transfer process, and synchronous serial bus interface implementing such process
US5872961A (en) Microcomputer allowing external monitoring of internal resources
JPS6113268B2 (enrdf_load_html_response)
JPH0981449A (ja) 擬似デュアルポートメモリ
JPS607529A (ja) バツフアメモリ装置
JP3266610B2 (ja) Ｄｍａ転送方式
JPS6367702B2 (enrdf_load_html_response)
JPH03122893A (ja) Ｄｒａｍリフレッシュ装置
SU1566336A1 (ru) Устройство дл вывода информации
JPS6225798Y2 (enrdf_load_html_response)
KR910006792B1 (ko) 다이랙트 메모리 억세스 컨트롤러의 억세스 메모리 확장회로
JPH03214275A (ja) 半導体集積回路
JPH05120207A (ja) デ−タ転送方式
JP2574019B2 (ja) Ｄｍａ転送方式
JPH08106430A (ja) データ転送方法
JPS63188233A (ja) 中央演算処理装置
JPH01233515A (ja) 情報処理装置
JPH01114961A (ja) ダイレクトメモリアクセス制御装置
JPS6323296A (ja) 記憶装置
JPH01106148A (ja) 多ポートメモリ装置
JPH03265056A (ja) メモリ制御回路