JPH0558300B2 - - Google Patents

Info

Publication number
JPH0558300B2
JPH0558300B2 JP60010681A JP1068185A JPH0558300B2 JP H0558300 B2 JPH0558300 B2 JP H0558300B2 JP 60010681 A JP60010681 A JP 60010681A JP 1068185 A JP1068185 A JP 1068185A JP H0558300 B2 JPH0558300 B2 JP H0558300B2
Authority
JP
Japan
Prior art keywords
frame
frame pulse
synchronization
bit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60010681A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61170161A (ja
Inventor
Mikio Yamashita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP60010681A priority Critical patent/JPS61170161A/ja
Publication of JPS61170161A publication Critical patent/JPS61170161A/ja
Publication of JPH0558300B2 publication Critical patent/JPH0558300B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/14—Monitoring arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP60010681A 1985-01-23 1985-01-23 フレ−ム同期回路の試験パタ−ン発生回路 Granted JPS61170161A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60010681A JPS61170161A (ja) 1985-01-23 1985-01-23 フレ−ム同期回路の試験パタ−ン発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60010681A JPS61170161A (ja) 1985-01-23 1985-01-23 フレ−ム同期回路の試験パタ−ン発生回路

Publications (2)

Publication Number Publication Date
JPS61170161A JPS61170161A (ja) 1986-07-31
JPH0558300B2 true JPH0558300B2 (fr) 1993-08-26

Family

ID=11756997

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60010681A Granted JPS61170161A (ja) 1985-01-23 1985-01-23 フレ−ム同期回路の試験パタ−ン発生回路

Country Status (1)

Country Link
JP (1) JPS61170161A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101461434B1 (ko) * 2014-10-02 2014-11-20 박준서 제과 제빵용 믹서

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101461434B1 (ko) * 2014-10-02 2014-11-20 박준서 제과 제빵용 믹서

Also Published As

Publication number Publication date
JPS61170161A (ja) 1986-07-31

Similar Documents

Publication Publication Date Title
US5442636A (en) Circuit and method for alignment of digital information packets
US5128939A (en) Method of phase-converting frame and apparatus using same
US4158193A (en) Data transmission test set with synchronization detector
US3978285A (en) Frame synchronizing device
EP0503657B1 (fr) Dispositif de bourrage d'impulsion
JPH0558300B2 (fr)
US6337649B1 (en) Comparator digital noise filter
US5825834A (en) Fast response system implementing a sampling clock for extracting stable clock information from a serial data stream with defined jitter characeristics and method therefor
US5062107A (en) Synchronizing circuit for reducing waiting-time jitter in a demultiplexer
US5430746A (en) Method of and circuitry for detecting synchronism failure of two word sequences
JP2512004B2 (ja) 符号誤り率測定装置
JPH1132031A (ja) クロック再生装置
CA1264830A (fr) Circuit de restitution de donnees et de generation de signaux d'horloge pour appareil de verification de systeme de transmission de donnees
JP3487701B2 (ja) フレームカウンタ
KR930010918B1 (ko) 분산형 프레임 구조의 병렬 프레임 검출회로
JPH0568030A (ja) 同期回路
JPH0738554A (ja) バースト信号位相制御回路
JP2605895B2 (ja) トリガ信号発生器
JPH1070525A (ja) タイミング再生回路
JPS6085640A (ja) フレ−ム同期回路
JP3344176B2 (ja) 同期信号出力方式
JPH0595387A (ja) 回線監視回路
JPS5853219A (ja) 周期修正回路
JP3146263B2 (ja) フレーム同期方式
SU703900A1 (ru) Устройство синхронизации