JPH0546271Y2 - - Google Patents
Info
- Publication number
- JPH0546271Y2 JPH0546271Y2 JP1987099366U JP9936687U JPH0546271Y2 JP H0546271 Y2 JPH0546271 Y2 JP H0546271Y2 JP 1987099366 U JP1987099366 U JP 1987099366U JP 9936687 U JP9936687 U JP 9936687U JP H0546271 Y2 JPH0546271 Y2 JP H0546271Y2
- Authority
- JP
- Japan
- Prior art keywords
- electrode body
- chip
- lead wire
- thin lead
- thin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 claims description 51
- 239000004065 semiconductor Substances 0.000 claims description 20
- 229910052710 silicon Inorganic materials 0.000 claims description 16
- 239000010703 silicon Substances 0.000 claims description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 4
- 229910052751 metal Inorganic materials 0.000 claims description 4
- 238000000034 method Methods 0.000 description 26
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 9
- 239000011347 resin Substances 0.000 description 9
- 229920005989 resin Polymers 0.000 description 9
- 229910000679 solder Inorganic materials 0.000 description 8
- 238000002347 injection Methods 0.000 description 6
- 239000007924 injection Substances 0.000 description 6
- 241000587161 Gomphocarpus Species 0.000 description 5
- 239000002131 composite material Substances 0.000 description 5
- 229910052759 nickel Inorganic materials 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- UCHOFYCGAZVYGZ-UHFFFAOYSA-N gold lead Chemical compound [Au].[Pb] UCHOFYCGAZVYGZ-UHFFFAOYSA-N 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000007665 sagging Methods 0.000 description 3
- 238000004904 shortening Methods 0.000 description 3
- 239000006071 cream Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 238000007789 sealing Methods 0.000 description 2
- 238000001721 transfer moulding Methods 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000010892 electric spark Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 150000002815 nickel Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000003313 weakening effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Description
ãèæ¡ã®è©³çŽ°ãªèª¬æã
ç£æ¥äžã®å©çšåé
æ¬èæ¡ã¯ãïŒã€ã®é»æ¥µäœããªãŒã现ç·ã«ãŠæ¥ç¶
ããæ§é ãæãã絶çžç©å°æ¢ååå°äœè£
眮ã«é¢é£
ããã[Detailed Description of the Invention] Industrial Application Field The present invention relates to an insulator-sealed semiconductor device having a structure in which two electrode bodies are connected by a thin lead wire.
åŸæ¥ã®æè¡
第ïŒå³ã¯ãåŸæ¥ã®æš¹èå°æ¢åè€åICã®äžéšã
瀺ãæèŠå³ã§ããããã®æš¹èå°æ¢åè€åICã¯ãª
ãŒããã¬ãŒã ãã圢æãããæ¯æé»æ¥µäœïŒåã³é
ç·é»æ¥µäœïŒïŒïŒãæããæ¯æé»æ¥µäœïŒäžã«ã¯ãã¯
ãŒãã©ã³ãžã¹ã¿ãããïŒãåç°ïŒå³ç€ºããïŒã«ãŠ
åºçãããŠããããã¯ãŒãã©ã³ãžã¹ã¿ãããïŒã®
äžé¢ã«ã¯è€æ°ã®é»æ¥µïŒãã³ãã€ã³ã°ãããïŒã圢
æãããŠãããå³ç€ºã¯çç¥ããããã³ãã€ã³ã°ã
ããã«ã¯ïŒæ¬ã®ãªãŒã现ç·ïŒãæ¥ç¶ãããŠããã
ãªãŒã现ç·ïŒã¯ãå³ç€ºã®åŠãé
ç·é»æ¥µäœïŒãè·šã
ã§é
ç·é»æ¥µäœïŒã«æ¥ç¶ãããŠãããããã«ããé
ç·é»æ¥µäœïŒãšãªãŒã现ç·ïŒãå€éé
ç·ãšãªã€ãŠã
ãã次ã«ããªãŒã现ç·ã®æ¥ç¶æ¹æ³ã第ïŒå³ã«ã€ã
ãŠèª¬æãããPrior Art FIG. 4 is a perspective view showing a part of a conventional resin-sealed composite IC. This resin-sealed composite IC has a supporting electrode body 1 formed from a lead frame and wiring electrode bodies 2 and 3, and a power transistor chip 4 is fixed on the supporting electrode body 1 with solder (not shown). has been done. A plurality of electrodes (bonding pads) are formed on the upper surface of the power transistor chip 4, but are not shown. Two thin lead wires 5 are connected to the bonding pad.
The thin lead wire 5 is connected to the wiring electrode body 2 across the wiring electrode body 3 as shown in the figure. As a result, the wiring electrode body 3 and the thin lead wire 5 form multiple wirings. Next, a method for connecting thin lead wires will be explained with reference to FIG.
ãŸãã第ïŒå³ïŒ¡ã«ç€ºãããã«ãã¯ã€ã€ãã³ãã®
ãã€ãç¶ã®ãã€ãã©ãªïŒïŒã®äžå¿åïŒïŒãããªãŒ
ã现ç·ïŒïŒãéãåºããé»æ°ã¹ããŒã¯åã¯æ°ŽçŽ ç
çã§ãªãŒã现ç·ïŒïŒã®å
端éšã«ããŒã«ïŒïŒã圢æ
ãããããŒã«ïŒïŒã®çŽåŸã¯ããªãŒã现ç·ïŒïŒã®çŽ
åŸã®ïŒãïŒåçšåºŠã§ããã First, as shown in FIG. 5A, a thin lead wire 52 is sent out from the center hole 51 of a pipe-shaped capillary 50 of a wire bonder, and a ball 53 is formed at the tip of the thin lead wire 52 using an electric spark, a hydrogen flame, or the like. The diameter of the ball 53 is about 2 to 3 times the diameter of the thin lead wire 52.
次ã«ã第ïŒå³ïŒ¢ã«ç€ºãããã«ã第äžã®é»æ¥µäœïŒ
ïŒã«ããŒã«ïŒïŒããã€ãã©ãªïŒïŒã®å
端ã§æŒãä»
ã第äžã®ãã³ãã€ã³ã°ãè¡ãããã®éã第äžã®é»
極äœïŒïŒã¯200ã250âã«äºãå ç±ãããŠããããŸ
ãããã€ãã©ãªïŒïŒã«ã¯ããªãŒã现ç·ïŒïŒã®æ¥ç¶
æ¹åãšçŽè§ãªç¢å°ïŒïŒã§ç€ºãæ¹åãžã®è¶
é³æ³¢æ¯å
ãå ããããŠãããããã«ããã第äžã®é»æ¥µäœïŒ
ïŒã«ãªãŒã现ç·ïŒïŒãéé ç¶ã«æ¥ç¶ããã第äžã®
ãã³ãã€ã³ã°éšïŒïŒïœã圢æãããã Next, as shown in FIG. 5B, the first electrode body 5
First bonding is performed by pressing the ball 53 onto the capillary 4 with the tip of the capillary 50. At this time, the first electrode body 54 is preheated to 200 to 250°C. Further, ultrasonic vibration is applied to the capillary 50 in the direction indicated by an arrow 55 perpendicular to the connection direction of the thin lead wire 52. As a result, the first electrode body 5
4 is formed with a first bonding portion 52a to which a thin lead wire 52 is connected like a nail head.
ç¶ããŠã第ïŒå³ïŒ£ã«ç€ºãããã«ããã€ãã©ãªïŒ
ïŒãäžæããŠå€§ããåŒãåãããã«ããŠããªãŒã
现ç·ïŒïŒãç¹°ãåºããªãã第äºã®é»æ¥µäœïŒïŒã«å
ãã€ãŠãã€ãã©ãªïŒïŒã移åããã Next, as shown in FIG. 5C, the capillary 5
The capillary 50 is moved toward the second electrode body 56 while letting out the thin lead wire 52 by raising the capillary 50 and drawing it widely.
ãã®åŸã第ïŒå³ïŒ€ã«ç€ºãããã«ã第äºã®é»æ¥µäœ
ïŒïŒã«ç¬¬äºã®ãã³ãã€ã³ã°ãè¡ããå³ã¡ã第äºã®
é»æ¥µäœïŒïŒã¯åè¿°ãšåæ§ã«200ã250âã«äºãå ç±
ããããã€ãã©ãªïŒïŒã«ã¯åè¿°ãšåæ§ã®è¶
é³æ³¢æ¯
åãå ããããŠããããã®ç¶æ
ã§ã第äºã®é»æ¥µäœ
ïŒïŒã«å¯ŸãåŸæ¹åã«ãªãŒã现ç·ïŒïŒãæŒå§ããã
ãšã«ããããªãŒã现ç·ïŒïŒãšç¬¬äºã®é»æ¥µäœïŒïŒãš
ãæ¥ç¶ããã第äºã®ãã³ãã€ã³ã°éšïŒïŒïœã圢æ
ãããããªãã第ïŒå³ïŒ¢ïŒïŒ€ã®å·¥çšãé»æ¥µäœã®å
ç±ã®ã¿ã«ããç±å§çæ³åã¯è¶
é³æ³¢æ¯åã«ããå ç±
ã®ã¿ã®è¶
é³æ³¢æ³çã§è¡ã€ãŠãããã Thereafter, as shown in FIG. 5D, second bonding is performed on the second electrode body 56. That is, the second electrode body 56 is preheated to 200 to 250° C. as described above, and the same ultrasonic vibration as described above is applied to the capillary 50. In this state, by pressing the thin lead wire 52 against the second electrode body 56 in the radial direction, the thin lead wire 52 and the second electrode body 56 are connected, and a second bonding portion 52b is formed. Note that the steps shown in FIGS. 5B and 5D may be performed by a thermocompression bonding method using only heating of the electrode body or an ultrasonic method using only heating using ultrasonic vibration.
æçµçã«ã¯ã第ïŒå³ïŒ¥ã®ããã«ããã€ãã©ãªïŒ
ïŒãäžå®ã®é«ããŸã§äžæããåŸãã¯ã©ã³ãã§ãªãŒ
ã现ç·ïŒïŒãæŒããã€ã€æŽã«ãã€ãã©ãªïŒïŒãäž
æãããŠãªãŒã现ç·ïŒïŒãåæãããç矩ã«ã¯ã
第äžã®ãã³ãã€ã³ã°ããã€ã«ããããã³ãã€ã³
ã°ã第äºã®ãã³ãã€ã³ã°ãã¹ãã€ãããã³ãã€ã³
ã°ãšåŒç§°ããããããã§ã¯ãããïŒã€ãç·ç§°ããŠ
ãã€ã«ããããã³ãã€ã³ã°æ³ãšããã第ïŒå³ïŒ€ã«
瀺ãããã«ã第äžã®ãã³ãã€ã³ã°åŽã§ã¯ã第äžã®
é»æ¥µäœã«å¯ŸãããªãŒã现ç·ïŒïŒã®è§åºŠÎ±ã¯ã»ãŒçŽ
è§ãšãªããäžãè·šããªãŒã现ç·ïŒïŒãšç¬¬äžã®é»æ¥µ
äœãšã®è·é¢ã¯é·ããªããäžæ¹ã第äºã®ãã³ãã€ã³
ã°åŽã§ã¯ããªãŒã现ç·ïŒïŒã®ç¬¬äºã®é»æ¥µäœã«å¯Ÿã
ãè§åºŠÎžã¯éè§ãšãªããäžãè·šããªãŒã现ç·ïŒïŒ
ãšç¬¬äºã®é»æ¥µäœãšã®è·é¢ã¯çããªãã Finally, connect the capillary 5 as shown in Figure 5E.
0 to a certain height, the capillary 50 is further raised while holding the thin lead wire 52 with a clamp, and the thin lead wire 52 is cut. In a narrow sense,
The first bonding method is called nail head bonding, and the second bonding method is called static bonding, but here they are collectively referred to as the nail head bonding method. As shown in FIG. 5D, on the first bonding side, the angle α of the thin lead wire 52 with respect to the first electrode body is almost a right angle, and the distance between the thin lead wire 52 that straddles above and the first electrode body is long. Become. On the other hand, on the second bonding side, the angle Ξ of the thin lead wire 52 with respect to the second electrode body is an acute angle, and the thin lead wire 52 spanning over
The distance between the electrode body and the second electrode body becomes shorter.
èæ¡ã解決ããããšããåé¡ç¹
åŸæ¥ã§ã¯ãªãŒã现ç·ã®åäžã«ããé
ç·é»æ¥µäœã«
ãªãŒã现ç·ãæ¥è§Šããç絡äžè¯ã®åå ãšãªã€ãŠã
ããå³ã¡ã第ïŒå³ã«ç€ºãããã«ãé
ç·é»æ¥µäœïŒã
è·šãã§ãªãŒã现ç·ïŒãæ¥ç¶ãããŠãããåå°äœè£
眮ã®é«éç©åã®èŠæ±ã«ããé
ç·ãäžå±€è€éåãã
åŸåã«ããããã®ããé
ç·é»æ¥µäœãè·šãæ¥ç¶ãè¡
ããªããã°ãªããªãããšãå€ããProblems to be Solved by the Invention In the past, the thin lead wires came into contact with the wiring electrode body due to the thin lead wires hanging down, causing short-circuit failures. That is, as shown in FIG. 4, a thin lead wire 5 is connected across the wiring electrode body 3. Due to the demand for higher integration of semiconductor devices, wiring tends to become more complex. For this reason, it is often necessary to make a connection across the wiring electrode body.
ãšããã§ã第äžã®é»æ¥µäœã§ãããã¯ãŒãã©ã³ãž
ã¹ã¿ãããïŒäžã®é»æ¥µãšç¬¬äºã®é»æ¥µäœã§ããé
ç·
é»æ¥µäœïŒãšã®éã«ç¬¬äžã®é»æ¥µäœãšããŠåœ¢æããã
é
ç·é»æ¥µäœïŒã¯ããªãŒã现ç·ïŒã«å¯ŸããŠã¯éæ¥ç¶
é
ç·äœãšãªã€ãŠããããã®ããããªãŒã现ç·ïŒã¯
ã¯ã€ã€ãã³ãã€ã³ã°ã®éã«å€§ããå€ãæãããã«
æ¥ç¶ããŠããªãŒã现ç·ïŒãšé
ç·é»æ¥µäœïŒãšã®éã®
è·é¢ãã§ããã ãåãããã«ããŠããããªãŒã现
ç·ïŒã¯ãåè¿°ã®ãã€ã«ããããã³ãã€ã³ã°æ³ã«ã
ãã第äžã®ãã³ãã€ã³ã°éšã§ã¯ãã¯ãŒãã©ã³ãžã¹
ã¿ãããïŒã«æ¥ç¶ããã第äºã®ãã³ãã€ã³ã°éšã§
ã¯é
ç·é»æ¥µäœïŒã«æ¥ç¶ãããŠããããŸãã第äžã®
ãã³ãã€ã³ã°éšã¯ç¬¬äºã®ãã³ãã€ã³ã°éšãããã
ããã¯ãŒãã©ã³ãžã¹ã¿ãããïŒã®åãåã ãé«ã
äœçœ®ãšãªã€ãŠããããã®ãããé
ç·é»æ¥µäœïŒã¯ã
æ¯æé»æ¥µäœïŒåŽã§ã¯ãªãŒã现ç·ïŒãšã®è·é¢ãé·ã
ãªãããé
ç·é»æ¥µäœïŒåŽã§ã¯ãªãŒã现ç·ïŒãšã®è·
é¢ãçããªãã By the way, the wiring electrode body 3 formed as a third electrode body between the electrode on the power transistor chip 4 which is the first electrode body and the wiring electrode body 2 which is the second electrode body is connected to the thin lead wire 5. It is a non-connected wiring body. For this reason, the thin lead wires 5 are connected in a large arc during wire bonding, so that the distance between the thin lead wires 5 and the wiring electrode body 3 is maintained as much as possible. The thin lead wire 5 is connected to the power transistor chip 4 at the first bonding part and to the wiring electrode body 2 at the second bonding part by the above-mentioned nail head bonding method. Further, the first bonding portion is located at a position higher than the second bonding portion by approximately the thickness of the power transistor chip 4. Therefore, the wiring electrode body 3 is
On the supporting electrode body 1 side, the distance to the thin lead wire 5 becomes long, but on the wiring electrode body 2 side, the distance to the thin lead wire 5 becomes short.
é垞䜿çšãããçŽåŸçŽ30ÎŒmã®é補ã®ãªãŒã现
ç·ã¯çŽ°ããã€æããããããååãªåŒ·åºŠãæåŸ
ã§
ããªãã®ãå®æ
ã§ãããäŸãã°ã第äžã®é»æ¥µäœãš
第äºã®é»æ¥µäœãšãæ¥ç¶ããé補ã®ãªãŒã现ç·ã¯ã
ãã©ã³ã¹ãã¢ã¢ãŒã«ãæã®æš¹è泚å
¥å§åãèªéç
ã«ããæžåç¶ã«åäžããã«ãŒãã¿ã¬ãçºçããã
ãšããã€ããéåžžãçŽåŸã25ã30ÎŒmã®é補ã®ãª
ãŒã现ç·ã§ã¯ãæ¥ç¶è·é¢ïŒ¬ã¯ïŒmmãéçãšãã
ããæ¥ç¶è·é¢ïŒ¬ãïŒmmãè¶ãããšãèªéã«ããã«
ãŒãã¿ã¬ãçºçãããå®éã«ã¯ããã©ã³ã¹ãã¢ã¢
ãŒã«ãæã®æš¹è泚å
¥å§åãèæ
®ããªããã°ãªããª
ããããå®çšçãªæ¥ç¶è·é¢ïŒ¬ã®é·ãã¯æŽã«çããª
ããæ¥ç¶è·é¢ïŒ¬ãçãããã«ã¯éæ¥ç¶é
ç·äœã®å¹
ã现ãããããšãèããããããããããªãŒãã
ã¬ãŒã ã®æ©æ¢°ç匷床ã匱ãŸãçã®å¶çŽã«ãããã
ãŸã现ãããããšã¯ã§ããªãããã€ãŠã第ïŒå³ã®
äŸã§ã¯æ¥ç¶è·é¢ïŒ¬ïŒ3.3mmãšé·ããªããã«ãŒãã¿
ã¬ãåé¡ã«ãªãæãç¶æ
ã«ããã The reality is that the normally used fine gold lead wire with a diameter of about 30 ÎŒm is thin and soft, so it cannot be expected to have sufficient strength. For example, the thin gold lead wire connecting the first electrode body and the second electrode body is
During transfer molding, resin injection pressure sometimes caused loop sagging due to its own weight. Normally, for a thin gold lead wire with a diameter of 25 to 30 ÎŒm, the connection distance L is limited to 3 mm. If the connection distance L exceeds 3 mm, loop sag will occur due to its own weight. In reality, since the resin injection pressure during transfer molding must be taken into account, the practical length of the connection distance L becomes even shorter. In order to shorten the connection distance L, it is conceivable to reduce the width of the unconnected wiring body. However, due to restrictions such as weakening of the lead frame's mechanical strength, it is not possible to make it very thin. Therefore, in the example shown in FIG. 4, the connection distance L is long, 3.3 mm, and loop sagging is likely to become a problem.
ãŸãããªãŒã现ç·ïŒã®ç¬¬äºã®ãã³ãã€ã³ã°éšã§
ããé
ç·é»æ¥µäœïŒãæš¹èå°æ¢äœã®åŽé¢ã«äœçœ®ãã
åèšåŽé¢ã«èšããããæš¹è泚å
¥åããå°æ¢æš¹èã
泚å
¥ãããå ŽåããªãŒã现ç·ïŒã¯æš¹èã®æ³šå
¥å§å
ã®åœ±é¿ãåããŠç¹ã«ã«ãŒãã¿ã¬ãçãæããåŸã€
ãŠããããã®èŠå ãéãªã€ãŠé
ç·é»æ¥µäœïŒã®é
ç·
é»æ¥µäœïŒåŽã§ãªãŒã现ç·ïŒãæ¥ç¶ããäºæ
ãçºç
ãã補é æ©çãäœäžãããäžå ãšãªã€ãŠããã Further, the wiring electrode body 2, which is the second bonding portion of the thin lead wire 5, is located on the side surface of the resin sealing body,
When the sealing resin is injected from the resin injection hole provided on the side surface, the thin lead wire 5 is particularly susceptible to loop sag due to the influence of the injection pressure of the resin. Therefore, due to the combination of these factors, an accident occurs in which the thin lead wire 5 is connected to the wiring electrode body 2 side of the wiring electrode body 3, which is one of the causes of lowering the manufacturing yield.
ã«ãŒãã¿ã¬ã«ããç絡äžè¯ãé²æ¢ããçãšããŠ
ã¯ãäŸãã°ããªãŒã现ç·ã®çŽåŸã倧ããããŠåŒ·åºŠ
ãå¢å ããããšã«ããã«ãŒãã¿ã¬ãé²æ¢ããæ¹æ³
ãèããããããéãé«äŸ¡ã§ããããšçãããå®
çšã«é©ããªãããŸãã第äžã®é»æ¥µäœåã¯ç¬¬äºã®é»
極äœã®ãã¡å°ãªããšãäžæ¹ãäžå®ã®é«ãã ãé«ã
ãã段差å å·¥ãè¡ãæ¹æ³ãèããããããããã
段差ã®ãããªãŒããã¬ãŒã ã§ãããããã«ãªãŒã
ãã¬ãŒã ã®åæ±ããç
©éåããŠçç£æ§ãäœäžãã
ç¹ã«ãã³ãã€ã³ã°æã®ãªãŒããã¬ãŒã ã®æ¯ææ§é
ãéå¹³é¢æ§é ãšãªã€ãŠè€éåããæ¬ ç¹ãããã One possible way to prevent short-circuit failures caused by loop sagging is, for example, by increasing the diameter of the thin lead wire to increase its strength, but this is not suitable for practical use because gold is expensive. . Another possible method is to perform a step process in which at least one of the first electrode body and the second electrode body is raised by a certain height. but,
Because the lead frame has steps, handling of the lead frame becomes complicated and productivity decreases.
In particular, there is a drawback that the supporting structure of the lead frame during bonding becomes a non-planar structure and becomes complicated.
äžèšã®åé¡ã解決ããããã®æ段ãšããŠãäŸã
ã°ç¬¬äžã®é»æ¥µäœãšç¬¬äºã®é»æ¥µäœãšã®ééãçã
ãããªãŒã现ç·ã®æ¥ç¶è·é¢ãçãããæ¹æ³ãèã
ããããããããåå°äœè£
眮ã®é«éç©åã«äŒŽãé
ç·ã¯è€éåããåŸåã«ãããäŸãã°ã第äžã®é»æ¥µ
äœãšç¬¬äºã®é»æ¥µäœãšã®éã«é
ç·é»æ¥µäœçã®ç¬¬äžã®
é»æ¥µäœãèšããå¿
èŠããã€ãããã®ãããªå Žåã
第äžã®é»æ¥µäœãšç¬¬äºã®é»æ¥µäœãšã®ééãçããã
ã«ãéçããã€ãã As a means for solving the above problem, for example, a method of shortening the distance between the first electrode body and the second electrode body and shortening the connection distance of the thin lead wire can be considered. However, as semiconductor devices become more highly integrated, wiring tends to become more complex. For example, it is necessary to provide a third electrode body such as a wiring electrode body between the first electrode body and the second electrode body. It was hot. In such a case,
There is also a limit to shortening the distance between the first electrode body and the second electrode body.
æ¬èæ¡ã¯ãäžèšæ¬ ç¹ã解æ¶ãããªãŒã现ç·ã®å
äžã«ããé»æ°çç絡ãé²æ¢ãã絶çžç©å°æ¢ååå°
äœè£
眮ãæäŸããããšãç®çãšããã SUMMARY OF THE INVENTION An object of the present invention is to provide an insulator-sealed semiconductor device that eliminates the above-mentioned drawbacks and prevents electrical short circuits due to drooping of thin lead wires.
åé¡ç¹ã解決ããããã®æ段
æ¬èæ¡ã®çµ¶çžç©å°æ¢ååå°äœè£
眮ã¯ã第äžã®é»
極äœãšã第äºã®é»æ¥µäœãšã第äžã®é»æ¥µäœãšç¬¬äºã®
é»æ¥µäœãšã®éã«ãªãŒããã¬ãŒã ã®äžéšãšããŠé
眮
ããã第äžã®é»æ¥µäœãšã第äžã®é»æ¥µäœãè·šãã§ç¬¬
äžã®é»æ¥µäœãšç¬¬äºã®é»æ¥µäœãšãæ¥ç¶ãããªãŒã现
ç·ãšã第äžã®é»æ¥µäœã®äžæ¹ã®äž»é¢ã«åºçãããã
ããç¶éšæãšãåããŠããããªãŒã现ç·ãšç¬¬äžã®
é»æ¥µäœã亀差ããäœçœ®ã«ãããŠããããç¶éšæã®
äž»é¢ããªãŒã现ç·ãšç¬¬äžã®é»æ¥µäœã®éã«äœçœ®ã
ããMeans for Solving the Problems The insulator-sealed semiconductor device of the present invention includes a first electrode body, a second electrode body, and a lead between the first electrode body and the second electrode body. A third electrode body disposed as part of the frame, a thin lead wire connecting the first electrode body and the second electrode body across the third electrode body, and a thin lead wire connecting the first electrode body and the second electrode body across the third electrode body; and a chip-like member fixed to the main surface. At the position where the thin lead wire and the third electrode body intersect, the main surface of the chip-like member is located between the thin lead wire and the third electrode body.
ãããç¶éšæã¯ãã·ãªã³ã³å±€ãšãã·ãªã³ã³å±€ã«
圢æããäžã€ã·ãªã³ã³é
žåèãšããŠäž»é¢ã圢æã
ã絶çžå±€ãšãã·ãªã³ã³å±€ã«ä»çããäžã€ç¬¬äžã®é»
極äœã«åºçãããéå±å±€ãšãæããã The chip-shaped member includes a silicon layer, an insulating layer formed on the silicon layer and forming a main surface as a silicon oxide film, and a metal layer attached to the silicon layer and fixed to the third electrode body.
äœ çš
ãããç¶éšæã¯ã·ãªã³ã³ãããã®é
žååã³ãã
ã±ã«ã¡ããåã¯åç°ä»ãã«ãã圢æã§ããã€ãªãŒ
ããã¬ãŒã ã«åå°äœããããåºçããå·¥çšãšåäž
ã®å·¥çšãšå
ã§ãªãŒã现ç·ã®çŽäžã§ç¬¬äžã®é»æ¥µäœã«
åºçããããšãã§ããã®ã§ããããç¶éšæãå¢ã
ãŠãæ¢åã®å·¥çšããã®ãŸãŸäœ¿çšã§ããã®ã§ã絶çž
ç©å°æ¢ååå°äœè£
眮ã®è£œé ã¯å®¹æã§ãããFunction: The chip-like member can be formed by oxidizing and nickel plating or soldering a silicon chip, and can be fixed to the third electrode body immediately below the thin lead wire in the same process as the process of fixing the semiconductor chip to the lead frame. Therefore, even if the number of chip-like members increases, the existing process can be used as is, making it easy to manufacture an insulator-sealed semiconductor device.
å®æœäŸ
以äžãæ¬èæ¡ã®å®æœäŸã第ïŒå³ã第ïŒå³ã«ã€ã
ãŠèª¬æããããªãã第ïŒå³ã«ç€ºãåŸæ¥äŸãšåæ§ãª
éšåã¯åäžçªå·ãä»ã説æãçç¥ãããEmbodiment Hereinafter, an embodiment of the present invention will be described with reference to FIGS. 1 to 3. Incidentally, the same parts as those in the conventional example shown in FIG. 4 are given the same numbers, and the explanation will be omitted.
ãŸãã第ïŒå³ããæãããªããã«ãæ¬èæ¡ã®å®
æœäŸãåŸæ¥äŸãšç°ãªãç¹ã¯é
ç·é»æ¥µäœïŒã«ããã
ç¶éšæïŒãèŒçœ®ãããŠããããšãåã³ãããç¶éš
æïŒã®äžæ¹ã«ãããŠãªãŒã现ç·ïŒããã¯ãŒãã©ã³
ãžã¹ã¿ãããïŒãšé
ç·é»æ¥µäœïŒãšãæ¥ç¶ããŠãã
ããšã§ããããã®å Žåããã¯ãŒãã©ã³ãžã¹ã¿ãã
ãïŒã®ãšããã¿é»æ¥µã¯ç¬¬äžã®é»æ¥µäœã§ãããé
ç·
é»æ¥µäœïŒã¯ç¬¬äºã®é»æ¥µäœã§ãããé
ç·é»æ¥µäœïŒã¯
第äžã®é»æ¥µäœã§ããã第ïŒå³ã«ç€ºããããç¶éšæ
ïŒã¯ãã·ãªã³ã³ãããã§ããããã®ã·ãªã³ã³ãã
ãã¯ãã·ãªã³ã³å±€ïŒïœãšãã·ãªã³ã³å±€ïŒïœã®äžé¢
ã«ã·ãªã³ã³é
žåèãšããŠåœ¢æããã絶çžå±€ïŒïœ
ãšãã·ãªã³ã³å±€ïŒïœã®äžé¢ã«åœ¢æãããéå±å±€ïŒ
ïœïŒããã±ã«å±€ïŒãšãæããããã®ããã±ã«å±€ã¯
é
ç·é»æ¥µäœïŒã«åç°ïŒïŒç¬¬ïŒå³ïŒçã§åºçãããŠ
ããã First, as is clear from FIG. 1, the difference between the embodiment of the present invention and the conventional example is that a chip-like member 6 is placed on the wiring electrode body 3, and a thin lead wire is placed above the chip-like member 6. 5 connects the power transistor chip 4 and the wiring electrode body 2. In this case, the emitter electrode of the power transistor chip 4 is the first electrode body, the wiring electrode body 2 is the second electrode body, and the wiring electrode body 3 is the third electrode body. The chip-like member 6 shown in FIG. 1 is a silicon chip, and this silicon chip consists of a silicon layer 6a and an insulating layer 6b formed as a silicon oxide film on the upper surface of the silicon layer 6a.
and a metal layer 6 formed on the lower surface of the silicon layer 6a.
c (nickel layer). This nickel layer is fixed to the wiring electrode body 3 with solder 7 (FIG. 2) or the like.
絶çžå±€ïŒïœã圢æããã·ãªã³ã³é
žåèã¯ä»ã®å
å°äœãããã®ã·ãªã³ã³é
žåèã®åœ¢æå·¥çšãå
±çšã
ãŠã·ãªã³ã³ãŠãšãã®ç±é
žåã«ãã容æã«åœ¢æãã
ããšãã§ããããã€ãŠç°çš®ã®æ°ããªå·¥çšãå¢å ã
ãããšãªã絶çžå±€ïŒïœã圢æããããšãã§ããã
é
žåèã¯6000â«ã1ÎŒmã®åãã§ååãªçµ¶çžèå§ã
åŸãããšãã§ãããåæ§ã«ãåèšããã±ã«å±€ãä»
ã®åå°äœãããã®é»æ¥µåœ¢æå·¥çšãå
±çšããŠããã±
ã«ã¡ããã«ãã容æã«åœ¢æããããšãã§ãããåŸ
ã€ãŠããã¯ãŒãã©ã³ãžã¹ã¿ããããæ¯æé»æ¥µäœãž
åºçããäžé£ã®ãã€ãã³ãã€ã³ã°å·¥çšå
ã«ãã
ãŠãé
ç·é»æ¥µäœã«ãããç¶éšæïŒãåç°ïŒå³ç€ºã
ãïŒã«ãŠåºçã§ããã®ã§ããã¯ãŒãã©ã³ãžã¹ã¿ã
ããçã®åå°äœããããšåçã«åæ±ãããšãã§ã
ãã The silicon oxide film forming the insulating layer 6b can be easily formed by thermal oxidation of a silicon wafer by sharing the process of forming silicon oxide films for other semiconductor chips. Therefore, the insulating layer 6b can be formed without increasing new and different processes.
An oxide film with a thickness of 6000 Ã
to 1 ÎŒm can provide sufficient dielectric strength. Similarly, the nickel layer can be easily formed by nickel plating by sharing the electrode forming process of other semiconductor chips. Therefore, in a series of die bonding processes for fixing the power transistor chip to the support electrode body, the chip-like member 6 can be fixed to the wiring electrode body with solder (not shown), so that it is possible to bond the chip-like member 6 to the wiring electrode body with solder (not shown). They can be treated equally.
æ¬èæ¡ã«ãã絶çžç©å°æ¢ååå°äœè£
眮ã¯çš®ã
ã®
åå°äœè£
眮ã«å¿çšå¯èœã§ãããäŸãã°ç¬¬ïŒå³ã«ç€º
ãå®æœäŸã¯ç¬¬ïŒå³ã«ç€ºãæš¹èå°æ¢åè€åICã«é©
çšã§ããããã®æš¹èå°æ¢åè€åICã¯ãªãŒããã¬
ãŒã ãã圢æãããé»æ¥µäœïŒïŒåã³é»æ¥µäœïŒïŒã
被èŠããæš¹èå°æ¢äœïŒïŒãšããæããé»æ¥µäœïŒïŒ
ã¯ã15æ¬ã®å€éšãªãŒãïŒïŒãšãå€éšãªãŒãïŒïŒã®
åã
ã«ç¶ãé
ç·é»æ¥µäœïŒïŒãšãç¹å®ã®é
ç·é»æ¥µäœ
ïŒïŒã®å€§é¢ç©éšã§ããæ¯æé»æ¥µäœïŒïŒãšãæã
ããé»æ¥µäœïŒïŒäžã®æ¯æé»æ¥µäœïŒïŒã®äžã€ã«ã¯å³
瀺ã®åŠãã¢ããªã·ãã¯ICãããïŒïŒãåºçããã
ä»ã®æ¯æé»æ¥µäœïŒïŒã«ã¯ãã¯ãŒãã©ã³ãžã¹ã¿ãã
ãïŒãåºçãããŠãããïŒã€ã®é
ç·é»æ¥µäœïŒïŒäž
ã«ã¯ãããç¶éšæïŒãåºçãããŠããã第ïŒå³ã§
ã¯ãæ確ã«å³ç€ºããããããããç¶éšæïŒã«æç·
ãä»ãããããç¶éšæïŒã®äžæ¹ã«æžæ¶ããããªãŒ
ã现ç·ïŒã¯ãã¯ãŒãã©ã³ãžã¹ã¿ãããïŒã®ãšãã
ã¿é»æ¥µãšé
ç·é»æ¥µäœïŒïŒãšã®éãæ¥ç¶ããŠããã
ãã®éãªãŒã现ç·ïŒã¯éæ¥ç¶ã§ããé
ç·é»æ¥µäœïŒ
ïŒãïŒæ¬è·šãã§æ¥ç¶ãããŠãããããããªãŒã现
ç·ïŒã®çŽäžéšåã®éæ¥ç¶é
ç·é»æ¥µäœïŒïŒã«ã¯ãã
ãç¶éšæïŒãåºçãããŠãããããã«ããéæ¥ç¶
é
ç·é»æ¥µäœïŒïŒãšãªãŒã现ç·ïŒãšã®æ¥è§Šãé²æ¢ã§
ãããšå
±ã«ãéæ¥ç¶é
ç·é»æ¥µäœïŒïŒãšãªãŒã现ç·
ïŒãšã®å€éé
ç·ãè¯å¥œã«å®çŸããããšãã§ããã The insulator-sealed semiconductor device according to the present invention can be applied to various semiconductor devices. For example, the embodiment shown in FIG. 1 can be applied to the resin-sealed composite IC shown in FIG. This resin-sealed composite IC consists of an electrode body 10 formed from a lead frame and a resin seal 14 that covers the electrode body 10. Electrode body 10
has 15 external leads 11, wiring electrode bodies 12 following each of the external leads 11, and a supporting electrode body 13 which is a large area portion of a particular wiring electrode body 12. As shown in the figure, a monolithic IC chip 15 is fixed to one of the supporting electrode bodies 13 in the electrode body 10.
A power transistor chip 4 is fixed to the other support electrode body 13. A chip-shaped member 6 is fixed onto the two wiring electrode bodies 12. In FIG. 3, the chip-like member 6 is shaded for clarity. A thin lead wire 5 suspended above the chip-like member 6 connects the emitter electrode of the power transistor chip 4 and the wiring electrode body 12.
At this time, the lead thin wire 5 is not connected to the wiring electrode body 1.
2 is connected across one line. However, a chip-like member 6 is fixed to the unconnected wiring electrode body 12 directly below the lead thin wire 5, which prevents contact between the unconnected wiring electrode body 12 and the lead thin wire 5, and Multiple wiring between the body 12 and the thin lead wire 5 can be realized satisfactorily.
ïŒæ¬ã®ãªãŒã现ç·ïŒã®åã
ã¯äžæ¹ããèŠããšã
ãããç¶éšæïŒã®ç«¯éšãšã»ãŒçŽäº€ããã€ãããç¶
éšæïŒã®äžé¢ã®ã»ãŒäžå¿ç·è¿åãéã€ãŠãããå®
éã®çµ¶çžç©å°æ¢åè€åICã§ã¯ããªãŒã现ç·ïŒã¯
ãããç¶éšæïŒã«æ¥è§Šããããããäžæ¹ã«æµ®ããŠ
ããå Žåããããããããç¶éšæïŒã«æ¥è§ŠããŠã
ãããšãããã以äžã®ããã«æ¬å®æœäŸã§ã¯ã第ïŒ
å³ã«ç€ºãããã«ãããç¶éšæïŒãé
ç·é»æ¥µäœïŒäž
ã«èŒçœ®ããããšã«ããããªãŒã现ç·ïŒãšé
ç·é»æ¥µ
äœïŒéã®é»æ°çç絡äºæ
ãå®å
šã«é²æ¢ããããšã
ã§ãããæèšããã°ããªãŒã现ç·ïŒãèªéåã¯æš¹
è泚å
¥å§åã«ãã€ãŠå€§ããåäžããŠãããããç¶
éšæïŒããªãŒã现ç·ïŒãæ¯æããé
ç·é»æ¥µäœãšã®
æ¥è§Šãé²æ¢ãããç¹ã«ç¬¬ïŒå³ã®ããã«ç¬¬ïŒã®ãã³
ãã€ã³ã°éšãæš¹è泚å
¥åïŒïŒã®è¿åã«äœçœ®ãããš
ãæå¹ã§ããããŸãããããç¶éšæïŒã®çµ¶çžå±€ïŒ
ïœã¯ãååãªçµ¶çžèå§ãæããã·ãªã³ã³é
žåèã§
圢æãããããã絶çžå±€ïŒïœã®äžé¢ãšé
ç·é»æ¥µäœ
ïŒéã¯å®å
šãªçµ¶çžç¶æ
ã«ãããåŸã€ãŠããªãŒã现
ç·ïŒãäœçãã®åå ã§å€§ããåäžããŠãããç¶éš
æïŒã®çµ¶çžå±€ïŒïœãšæ¥è§ŠããŠãããªãŒã现ç·ïŒãš
é
ç·é»æ¥µäœïŒéã¯çµ¶çžç¶æ
ã«ç¶æããããããé»
æ°çç絡äºæ
ãåé¿ããããšãã§ããããŸããã
ããç¶éšæïŒã¯å¡åžããŠåœ¢æããã絶çžç©ãšã¯ç°
ãªãé
ç·é»æ¥µäœãšã®æ¥è§Šãé²æ¢ããã®ã«ååãªé«
ããæããã®ã§ããªãŒã现ç·ïŒã®é
ç·é»æ¥µäœïŒãž
ã®æ¥è§Šãæå¹ã«é²æ¢ã§ãããšå
±ã«ãæ¯æé»æ¥µäœïŒ
ãšã®æ¥è§Šé²æ¢å¹æãåæã«åŸãããšãã§ããã Each of the two thin lead wires 5 is substantially orthogonal to the end of the chip-like member 6 when viewed from above, and passes approximately near the center line of the upper surface of the chip-like member 6. In an actual insulator-sealed composite IC, the thin lead wire 5 may float above the chip-like member 6 without contacting it, but it may also come into contact with the chip-like member 6. As described above, in this embodiment, the first
By placing the chip-like member 6 on the wiring electrode body 3 as shown in the figure, it is possible to completely prevent an electrical short circuit accident between the thin lead wire 5 and the wiring electrode body 3. In other words, even if the thin lead wire 5 hangs down significantly due to its own weight or resin injection pressure, the chip-like member 6 supports the thin lead wire 5 and prevents it from coming into contact with the wiring electrode body. This is particularly effective when the second bonding part is located near the resin injection hole 16 as shown in FIG. In addition, the insulating layer 6 of the chip-shaped member 6
Since layer b is formed of a silicon oxide film having sufficient dielectric strength, the upper surface of insulating layer 6b and wiring electrode body 3 are completely insulated. Therefore, even if the thin lead wire 5 hangs down significantly for some reason and comes into contact with the insulating layer 6b of the chip-shaped member 6, the thin lead wire 5 and the wiring electrode body 3 are maintained in an insulated state, so that electrical Short circuit accidents can be avoided. Moreover, unlike an insulator formed by coating, the chip-like member 6 has a height sufficient to prevent contact with the wiring electrode body 3, so that the contact of the thin lead wire 5 with the wiring electrode body 3 is effectively prevented. It is possible to prevent the supporting electrode body 1 from
At the same time, the effect of preventing contact with other objects can also be obtained.
ãããç¶éšæïŒã¯ãã¯ãŒãã©ã³ãžã¹ã¿ãããïŒ
åã³ã¢ããªã·ãã¯ICãããïŒïŒãšåäžã®ãã€ã
ã³ãã€ã³ã°å·¥çšã«ãŠé
ç·é»æ¥µäœïŒïŒã«åºçããã
ãšãã§ããããããããç¶éšæïŒããªãŒããã¬ãŒ
ã äžã«åºå®ããããã«æ°ããªç°çš®ã®å·¥çšãå¢å ã
ãå¿
èŠã¯ãªãããªãã第ïŒå³ã§ã¯ãããç¶éšæ
ïŒããã¯ãŒãã©ã³ãžã¹ã¿ãããïŒåã³ã¢ããªã·ã
ã¯ICãããïŒïŒãåºçããéšåã®é
ç·é»æ¥µäœïŒ
ïŒåã³æ¯æé»æ¥µäœïŒïŒã«ã¯ãäºãã¯ãªãŒã åç°
ïŒããŒã¹ãç¶ã®åç°ïŒãå°å·ã«ãã€ãŠåœ¢æããŠã
ãããããç¶éšæïŒããã¯ãŒãã©ã³ãžã¹ã¿ããã
ïŒåã³ã¢ããªã·ãã¯ICãããïŒïŒãã¯ãªãŒã å
ç°ã®ç²çåã§ä»®åºå®ããåŸã«å ç±ããŠåç°ã溶è
ãããå·¥çšïŒãªãããŒå·¥çšïŒãéããŠããããåº
å®ãããå ã«ããããç¶éšæïŒã®å€§ããã®äžäŸ
ã¯ã瞊2.3mmÃ暪1.5mmÃåã0.3ã0.5mmã§ããã
ãã¯ãŒãã©ã³ãžã¹ã¿ãããïŒã¯ã瞊1.6mmÃ暪1.6
mmÃåã0.3mmã§ããããããããç¶éšæïŒãå
å°äœããããšåçã«åæ±ããããšãç解ããã
ãã Chip-like member 6 is power transistor chip 4
And since it can be fixed to the wiring electrode body 12 in the same die bonding process as the monolithic IC chip 15, there is no need to add a new and different process to fix the chip-shaped member 6 on the lead frame. In addition, in FIG. 3, the wiring electrode body 1 is shown in the portion where the chip-shaped member 6, the power transistor chip 4, and the monolithic IC chip 15 are fixed.
2 and the supporting electrode body 13 by printing cream solder (paste-like solder) in advance, and temporarily bond the chip-shaped member 6, power transistor chip 4, and monolithic IC chip 15 with the adhesive force of the cream solder. These are then fixed through a process of heating and melting the solder (reflow process). Incidentally, an example of the size of the chip-like member 6 is 2.3 mm long x 1.5 mm wide x 0.3 to 0.5 mm thick.
Power transistor chip 4 is 1.6mm long x 1.6mm wide
It will be understood that since the size is 0.3 mm x 0.3 mm, the chip-shaped member 6 can be handled in the same manner as a semiconductor chip.
ããã§ãããã®åŽé¢ãã¬ã©ã¹èã§è¢«èŠããŠãã
ããããã«ãããããå®å
šãªçµ¶çžãåŸãããšãã§
ããã Here, the side surfaces of the chip may be covered with a glass film. This allows more complete insulation to be obtained.
æ¬èæ¡ã®äžèšå®æœäŸã¯çš®ã
ã®å€æŽãå¯èœã§ã
ããäŸãã°ãäžèšå®æœäŸã§ã¯ã·ãªã³ã³ãŠãšããšã
ãŠãããç¶éšæïŒã®æ§é ãäŸç€ºããããæ¬èæ¡ã®
ãããç¶éšæïŒã¯ãã®æ§é ã«éå®ãããªãããã
ããåèšå®æœäŸã®ããã«ã·ãªã³ã³ãŠãšãã䜿çšã
ããšãå¥å·¥çšãå¢å ããããšãªããããç¶éšæã
圢æã§ããã®ã§ãçç£å¹çã®ç¹ã§æå©ã§ããã The above-described embodiments of the present invention can be modified in various ways. For example, in the above embodiment, the structure of the chip-like member 6 is illustrated as a silicon wafer, but the chip-like member 6 of the present invention is not limited to this structure. However, if a silicon wafer is used as in the above embodiment, the chip-like member can be formed without adding another process, which is advantageous in terms of production efficiency.
ãŸãããªãŒã现ç·ããã¯ãŒãã©ã³ãžã¹ã¿ããã
çã®åå°äœããããšé
ç·é»æ¥µäœãšãæ¥ç¶ããŠãã
å Žåã«éãããªããå³ã¡ã第äžã®é»æ¥µäœãšç¬¬äºã®
é»æ¥µäœã¯ããªãŒããã¬ãŒã ããªãŒããã¬ãŒã ã«åº
çãããåè·¯åºæ¿äžã«åœ¢æãããé»æ¥µããªãŒãã
ã¬ãŒã ãããªã³ãåºæ¿äžã«åºçãããåå°äœãã
ãçã®é»åçŽ åã®é»æ¥µçãçš®ã
ã®é»æ¥µã察象ãšãª
ããæŽã«ããããç¶éšæïŒãåºçããäœçœ®ã¯é
ç·
é»æ¥µäœã«éãããªãã Further, the present invention is not limited to the case where the thin lead wire connects a semiconductor chip such as a power transistor chip and a wiring electrode body. That is, the first electrode body and the second electrode body are electrodes formed on a lead frame, a circuit board fixed to the lead frame, and an electronic element such as a semiconductor chip fixed on a lead frame or printed circuit board. Various electrodes such as electrodes are targeted. Furthermore, the location where the chip-like member 6 is fixed is not limited to the wiring electrode body.
èæ¡ã®å¹æ
æ¬èæ¡ã®çµ¶çžç©å°æ¢ååå°äœè£
眮ã§ã¯ããªãŒã
现ç·çŽäžã®ç¬¬äžã®é»æ¥µäœã«ãããç¶éšæãèŒçœ®ã
ããŠããããããªãŒã现ç·ã倧å¹
ã«åäžããŠãã
ããç¶éšæããªãŒã现ç·ãæ¯æããã®ã§ããªãŒã
现ç·ãšç¬¬äžã®é»æ¥µäœãšã®æ¥è§Šã«ããé»æ°çç絡äº
æ
ãå®å
šã«åé¿ããããšãã§ããããŸããããã
ç¶éšæã¯åå°äœãããã®åºçãšåäžã®å·¥çšã«ãŠç¬¬
äžã®é»æ¥µäœäžã«èŒçœ®ããããšãå¯èœã§ããããã®
å Žåçç£å¹çãå®è³ªçã«äœäžããããšãªããé»æ°
çç絡äºæ
ãé²æ¢ããããšãã§ãããEffects of the invention In the insulator-sealed semiconductor device of the present invention, the chip-like member is mounted on the third electrode body directly below the thin lead wire, so even if the thin lead wire droops considerably, the chip-like member remains a lead. Since the thin wire is supported, electrical short circuit accidents caused by contact between the thin lead wire and the third electrode body can be completely avoided. In addition, the chip-like member can be placed on the third electrode body in the same process as the fixing of the semiconductor chip, and in this case, electrical short circuit accidents can be avoided without substantially reducing production efficiency. It can be prevented.
第ïŒå³ã¯æ¬èæ¡ã«ãã絶çžç©å°æ¢ååå°äœè£
眮
ã®å®æœäŸã瀺ãæèŠå³ã第ïŒå³ã¯ãããç¶éšæã®
æ¡å€§æé¢å³ã第ïŒå³ã¯ç¬¬ïŒå³ã®å®æœäŸãå¿çšãã
æš¹èå°æ¢åè€åICã瀺ãå¹³é¢å³ã第ïŒå³ã¯åŸæ¥
äŸã瀺ãæèŠå³ã第ïŒå³ã¯ãã€ã«ããããã³ãã€
ã³ã°æ³ã«ãããªãŒã现ç·ã®æ¥ç¶æ¹æ³ã瀺ãå·¥çšå³
ã§ããã第ïŒå³ïŒ¡ã¯ãªãŒã现ç·ã®å
端éšã«ããŒã«
ã圢æããç¶æ
ã第ïŒå³ïŒ¢ã¯ç¬¬äžã®é»æ¥µäœã«ç¬¬äž
ã®ãã³ãã€ã³ã°éšã圢æããç¶æ
ã第ïŒå³ïŒ£ã¯ã
ã€ãã©ãªã移åããç¶æ
ã第ïŒå³ïŒ€ã¯ç¬¬äºã®é»æ¥µ
äœã«ç¬¬äºã®ãã³ãã€ã³ã°éšã圢æããç¶æ
ã第ïŒ
å³ïŒ¥ã¯ãªãŒã现ç·ãåæããç¶æ
ã瀺ãã
ïŒâŠâŠæ¯æé»æ¥µäœãïŒâŠâŠé
ç·é»æ¥µäœïŒç¬¬äžã®
é»æ¥µäœïŒãïŒâŠâŠé
ç·é»æ¥µäœïŒç¬¬äžã®é»æ¥µäœïŒãïŒ
âŠâŠãã¯ãŒãã©ã³ãžã¹ã¿ãããïŒãšããã¿é»æ¥µã¯
第äžã®é»æ¥µäœïŒãïŒâŠâŠãããç¶éšæãïŒïœâŠâŠ
ã·ãªã³ã³å±€ãïŒïœâŠâŠçµ¶çžå±€ãïŒïœâŠâŠéå±å±€ã
FIG. 1 is a perspective view showing an embodiment of an insulator-sealed semiconductor device according to the present invention, FIG. 2 is an enlarged cross-sectional view of a chip-like member, and FIG. 3 is a resin-sealed semiconductor device using the embodiment of FIG. FIG. 4 is a perspective view showing a conventional example, FIG. 5 is a process diagram showing a method for connecting thin lead wires using the nail head bonding method, and FIG. 5A is a diagram showing the tip of the thin lead wire. Figure 5B is a state where the first bonding part is formed on the first electrode body, Figure 5C is a state where the capillary is moved, and Figure 5D is a state where the ball is formed on the second electrode body. state of forming the second bonding part, fifth
Figure E shows the state in which the thin lead wire is cut. 1... Supporting electrode body, 2... Wiring electrode body (first electrode body), 3... Wiring electrode body (third electrode body), 4
...Power transistor chip (emitter electrode is the first electrode body), 6... Chip-shaped member, 6a...
Silicon layer, 6b...insulating layer, 6c...metal layer.
Claims (1)
é»æ¥µäœãšç¬¬äºã®é»æ¥µäœãšã®éã«ãªãŒããã¬ãŒã ã®
äžéšãšããŠé 眮ããã第äžã®é»æ¥µäœãšã該第äžã®
é»æ¥µäœãè·šãã§åèšç¬¬äžã®é»æ¥µäœãšç¬¬äºã®é»æ¥µäœ
ãšãæ¥ç¶ãããªãŒã现ç·ãšãåèšç¬¬äžã®é»æ¥µäœã®
äžæ¹ã®äž»é¢ã«åºçããããããç¶éšæãšãåãã åèšãªãŒã现ç·ãšåèšç¬¬äžã®é»æ¥µäœã亀差ãã
äœçœ®ã«ãããŠãåèšãããç¶éšæã®åèšäž»é¢ãå
èšãªãŒã现ç·ãšåèšç¬¬äžã®é»æ¥µäœã®éã«äœçœ®ãã
絶çžç©å°æ¢ååå°äœè£ 眮ã«ãããŠã åèšãããç¶éšæã¯ãã·ãªã³ã³å±€ãšãåèšã·ãª
ã³ã³å±€ã«åœ¢æããäžã€ã·ãªã³ã³é žåèãšããŠäž»é¢
ã圢æãã絶çžå±€ãšãåèšã·ãªã³ã³å±€ã«ä»çãã
äžã€åèšç¬¬äžã®é»æ¥µäœã«åºçãããéå±å±€ãšãæ
ããããšãç¹åŸŽãšãã絶çžç©å°æ¢ååå°äœè£ 眮ã[Claims for Utility Model Registration] A first electrode body, a second electrode body, and a third electrode body disposed as part of a lead frame between the first electrode body and the second electrode body. an electrode body, a thin lead wire connecting the first electrode body and the second electrode body across the third electrode body, and a chip-shaped wire fixed to one main surface of the third electrode body. an insulator-sealed type member, wherein the main surface of the chip-like member is located between the thin lead wire and the third electrode body at a position where the thin lead wire and the third electrode body intersect. In the semiconductor device, the chip-shaped member includes a silicon layer, an insulating layer formed on the silicon layer and forming a main surface as a silicon oxide film, and attached to the silicon layer and fixed to the third electrode body. What is claimed is: 1. An insulator-sealed semiconductor device comprising: a metal layer;
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987099366U JPH0546271Y2 (en) | 1987-06-30 | 1987-06-30 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987099366U JPH0546271Y2 (en) | 1987-06-30 | 1987-06-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS646041U JPS646041U (en) | 1989-01-13 |
JPH0546271Y2 true JPH0546271Y2 (en) | 1993-12-03 |
Family
ID=31326458
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987099366U Expired - Lifetime JPH0546271Y2 (en) | 1987-06-30 | 1987-06-30 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0546271Y2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4618941B2 (en) * | 2001-07-24 | 2011-01-26 | äžæŽé»æ©æ ªåŒäŒç€Ÿ | Semiconductor device |
WO2021060161A1 (en) * | 2019-09-27 | 2021-04-01 | æ ªåŒäŒç€Ÿæç°è£œäœæ | Module |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60210845A (en) * | 1984-04-05 | 1985-10-23 | Toshiba Corp | Resin sealed type semiconductor device |
-
1987
- 1987-06-30 JP JP1987099366U patent/JPH0546271Y2/ja not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60210845A (en) * | 1984-04-05 | 1985-10-23 | Toshiba Corp | Resin sealed type semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JPS646041U (en) | 1989-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100470897B1 (en) | Method for manufacturing dual die package | |
JP2972096B2 (en) | Resin-sealed semiconductor device | |
JPH06302653A (en) | Semiconductor device | |
US20140312513A1 (en) | Semiconductor device, substrate and semiconductor device manufacturing method | |
KR950000205B1 (en) | Lead frame and semiconductor device using the same | |
JP3638750B2 (en) | Semiconductor device | |
JPS60167454A (en) | Semiconductor device | |
JPH0546271Y2 (en) | ||
JPH0817870A (en) | Semiconductor device | |
JPH0525236Y2 (en) | ||
JPH0525237Y2 (en) | ||
JPH1084011A (en) | Semiconductor device, manufacture thereof and semiconductor device mounting method | |
JP3508478B2 (en) | Method for manufacturing semiconductor device | |
JP3234614B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH03278451A (en) | Resin-sealed type semiconductor device | |
JPS63215058A (en) | Insulator seal type semiconductor device | |
JPH0786328A (en) | Semiconductor integrated circuit device and manufacture thereof | |
JP2871575B2 (en) | Lead frame, method of manufacturing the same, resin-sealed semiconductor device and method of manufacturing the same | |
JP2986661B2 (en) | Method for manufacturing semiconductor device | |
JPS62196839A (en) | Hybrid type semiconductor device | |
JP2636808B2 (en) | Semiconductor device | |
JPH0561778B2 (en) | ||
JPS60160134A (en) | Hybrid integrated circuit | |
KR200169976Y1 (en) | Semiconductor package | |
JPS6153738A (en) | Semiconductor device |