JPH0543216B2 - - Google Patents

Info

Publication number
JPH0543216B2
JPH0543216B2 JP63042119A JP4211988A JPH0543216B2 JP H0543216 B2 JPH0543216 B2 JP H0543216B2 JP 63042119 A JP63042119 A JP 63042119A JP 4211988 A JP4211988 A JP 4211988A JP H0543216 B2 JPH0543216 B2 JP H0543216B2
Authority
JP
Japan
Prior art keywords
gate
voltage
field effect
effect transistor
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP63042119A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01817A (ja
JPS64817A (en
Inventor
Ju Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP63042119A priority Critical patent/JPS64817A/ja
Publication of JPH01817A publication Critical patent/JPH01817A/ja
Publication of JPS64817A publication Critical patent/JPS64817A/ja
Publication of JPH0543216B2 publication Critical patent/JPH0543216B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/16—Conversion to or from representation by pulses the pulses having three levels
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
JP63042119A 1987-03-11 1988-02-26 Logic circuit Granted JPS64817A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63042119A JPS64817A (en) 1987-03-11 1988-02-26 Logic circuit

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP5395287 1987-03-11
JP62-53952 1987-03-11
JP63042119A JPS64817A (en) 1987-03-11 1988-02-26 Logic circuit

Publications (3)

Publication Number Publication Date
JPH01817A JPH01817A (ja) 1989-01-05
JPS64817A JPS64817A (en) 1989-01-05
JPH0543216B2 true JPH0543216B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-07-01

Family

ID=12957054

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63042119A Granted JPS64817A (en) 1987-03-11 1988-02-26 Logic circuit

Country Status (5)

Country Link
US (1) US4900953A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0282249B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS64817A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR (1) KR900008803B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3875985T2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5147470A (en) * 1990-12-25 1992-09-15 Hitachi Metals, Ltd. High strength lead frame material and method of producing the same
JP3429821B2 (ja) * 1992-11-04 2003-07-28 テキサス インスツルメンツ インコーポレイテツド 多機能共鳴トンネリング論理ゲート
JP2002217416A (ja) * 2001-01-16 2002-08-02 Hitachi Ltd 半導体装置
US7180762B2 (en) * 2004-08-23 2007-02-20 International Rectifier Corporation Cascoded rectifier
US7408399B2 (en) * 2005-06-27 2008-08-05 International Rectifier Corporation Active driving of normally on, normally off cascoded configuration devices through asymmetrical CMOS
DE102013114547B4 (de) 2013-01-18 2020-01-16 Schott Ag TO-Gehäuse

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4048518A (en) * 1976-02-10 1977-09-13 Intel Corporation MOS buffer circuit
JPS58114528A (ja) * 1981-12-26 1983-07-07 Toshiba Corp ＧａＡｓ論理集積回路
US4743782A (en) * 1984-11-09 1988-05-10 Honeywell Inc. GaAs level-shift logic interface circuit
JPS6297427A (ja) * 1985-08-09 1987-05-06 Sumitomo Electric Ind Ltd 半導体装置

Also Published As

Publication number Publication date
EP0282249A3 (en) 1989-11-08
US4900953A (en) 1990-02-13
EP0282249A2 (en) 1988-09-14
DE3875985D1 (de) 1992-12-24
KR900008803B1 (en) 1990-11-29
JPS64817A (en) 1989-01-05
KR880012012A (ko) 1988-10-31
DE3875985T2 (de) 1993-04-01
EP0282249B1 (en) 1992-11-19

Similar Documents

Publication Publication Date Title
US3995172A (en) Enhancement-and depletion-type field effect transistors connected in parallel
US4042839A (en) Low power dissipation combined enhancement depletion switching driver circuit
US4675561A (en) FET output drive circuit with parasitic transistor inhibition
KR950000434B1 (ko) 전류미러회로
US12283952B2 (en) Voltage level shifter with multi-step programmable high supply voltage and high supply voltage-dependent variable low supply and gate bias voltages
JPH0224282Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4092548A (en) Substrate bias modulation to improve mosfet circuit performance
JPH0543216B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0252460B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2601202B2 (ja) 半導体記憶装置
JPH01817A (ja) 論理回路
JPS62109428A (ja) 温度補償つき論理ゲ−ト
JP2872058B2 (ja) 出力バッファ回路
JPH06334480A (ja) 半導体集積回路
JP2542022B2 (ja) 電界効果トランジスタ負荷回路
JPS59208926A (ja) シユミツトトリガ回路
JPH06275826A (ja) 半導体装置
JP3831199B2 (ja) 電子回路
US5204553A (en) Field effect transistor circuit
JP2666435B2 (ja) 温度補償レベルシフト回路
JPS60182207A (ja) 差動増幅回路
JPH0344692B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS58103232A (ja) インバ−タ回路
JPS58137311A (ja) 差動ソ−スホロワ回路
JPS6028415B2 (ja) インバ−タ回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees