JPH0517565B2 - - Google Patents
Info
- Publication number
- JPH0517565B2 JPH0517565B2 JP62057301A JP5730187A JPH0517565B2 JP H0517565 B2 JPH0517565 B2 JP H0517565B2 JP 62057301 A JP62057301 A JP 62057301A JP 5730187 A JP5730187 A JP 5730187A JP H0517565 B2 JPH0517565 B2 JP H0517565B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- transistors
- circuit
- initial
- input circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62057301A JPS63223813A (ja) | 1987-03-12 | 1987-03-12 | デ−タ設定回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62057301A JPS63223813A (ja) | 1987-03-12 | 1987-03-12 | デ−タ設定回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63223813A JPS63223813A (ja) | 1988-09-19 |
| JPH0517565B2 true JPH0517565B2 (cs) | 1993-03-09 |
Family
ID=13051730
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62057301A Granted JPS63223813A (ja) | 1987-03-12 | 1987-03-12 | デ−タ設定回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63223813A (cs) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59229633A (ja) * | 1983-06-10 | 1984-12-24 | Hitachi Ltd | 論理回路装置 |
-
1987
- 1987-03-12 JP JP62057301A patent/JPS63223813A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63223813A (ja) | 1988-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS62295296A (ja) | 記憶回路 | |
| KR850003610A (ko) | 반도체 메모리 장치 | |
| JPS6128198B2 (cs) | ||
| US3936810A (en) | Sense line balancing circuit | |
| JPH0517565B2 (cs) | ||
| JPS60111394A (ja) | メモリセル | |
| JPS6022774B2 (ja) | 入出力端子制御方式 | |
| JPH05166376A (ja) | 半導体集積回路装置 | |
| JPH0564361B2 (cs) | ||
| JPH04278291A (ja) | メモリセル回路 | |
| JPS583188A (ja) | アドレスデコ−ド方式 | |
| JPS62184554A (ja) | メモリ保護回路 | |
| JP2690610B2 (ja) | 半導体記憶装置 | |
| JPS6153814A (ja) | ラツチ回路 | |
| JPS6118832B2 (cs) | ||
| JPS58159299A (ja) | 記憶デ−タの有効性検出回路 | |
| JPS629926B2 (cs) | ||
| JPH0440800B2 (cs) | ||
| JPH0247036B2 (cs) | ||
| JPS63245020A (ja) | デコ−ダ回路 | |
| JPH01276484A (ja) | 論理回路 | |
| JPS62107495A (ja) | 半導体集積回路 | |
| JPH0276351A (ja) | 通信制御装置 | |
| JPH01205789A (ja) | スタティックram | |
| JPS62264319A (ja) | ワンチツプマイクロコンピユ−タ |