JPH048984U - - Google Patents
Info
- Publication number
- JPH048984U JPH048984U JP4944090U JP4944090U JPH048984U JP H048984 U JPH048984 U JP H048984U JP 4944090 U JP4944090 U JP 4944090U JP 4944090 U JP4944090 U JP 4944090U JP H048984 U JPH048984 U JP H048984U
- Authority
- JP
- Japan
- Prior art keywords
- stage
- circuit
- light
- logical product
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 5
Landscapes
- Optical Transform (AREA)
Description
第１図〜第３図は請求項(1)に記載した考案に
係る実施例のそれぞれブロツク図、要部の回路図
、および回路中の各点における信号波形のタイミ
ングチヤートである。また、第４図〜第６図は請
求項(2)に記載した考案に係る実施例のそれぞれ
ブロツク図、要部の回路図、および回路図中の各
点における信号波形のタイミングチヤートである
。
３……投光回路、４……受光回路、８……信号
処理回路、１３〜１７……ＪＫフリツプフロツプ
、２０〜２２，２４〜２６……ＡＮＤ回路、１９
……ＡＮＤ回路（セツト出力論理積手段）、２３
……ＡＮＤ回路（リセツト出力論理積手段）。
1 to 3 are a block diagram, a circuit diagram of essential parts, and a timing chart of signal waveforms at each point in the circuit, respectively, of an embodiment according to the invention described in claim (1). 4 to 6 are a block diagram, a circuit diagram of a main part, and a timing chart of signal waveforms at each point in the circuit diagram, respectively, of the embodiment according to the invention set forth in claim (2). 3...Light emitter circuit, 4...Light receiving circuit, 8...Signal processing circuit, 13-17...JK flip-flop, 20-22, 24-26...AND circuit, 19
...AND circuit (set output AND means), 23
...AND circuit (reset output logical product means).
Claims (1)
よび投光回路からの光を受光する受光回路と、 受光回路のパルス信号が入力されるｎ段のシフ
トレジスタと、ｍ段目（１≦ｍ＜ｎ）およびｎ段
目のシフトレジスタのセツト出力の論理積をｍ＋
１段目以降のシフトレジスタの直接セツト端子に
入力するセツト出力論理積手段と、ｍ段目および
ｎ段目のシフトレジスタのリセツト出力の論理積
をｍ＋１段目以降のシフトレジスタの直接リセツ
ト端子に入力するリセツト出力論理積手段と、を
有する信号処理回路と、 から構成したことを特徴とする光電スイツチ回路
。 (2) 前記投光回路に供給するパルス信号を発生
する第１の発振器と、前記シフトレジスタの各段
に入力するクロツクパルスを発生する第２の発振
器と、を設けた請求項(1)に記載の光電スイツチ
回路。[Scope of Claim for Utility Model Registration] (1) A light emitter circuit that emits pulse-modulated light, a light receiver circuit that receives light from the light emitter circuit, and an n-stage shift to which the pulse signal of the light receiver circuit is input. The logical product of the register, the set output of the m-th stage (1≦m<n) and the n-th stage shift register is m+
The set output logical product means inputs to the direct set terminals of the shift registers from the first stage onward, and the logical product of the reset outputs of the m-th and n-th stage shift registers is inputted to the direct reset terminals of the shift registers from the m+1st stage onward. 1. A photoelectric switch circuit comprising: a signal processing circuit having reset output AND input means; (2) According to claim (1), further comprising a first oscillator that generates a pulse signal to be supplied to the light projection circuit, and a second oscillator that generates a clock pulse that is input to each stage of the shift register. photoelectric switch circuit.
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990049440U JPH0749428Y2 (en) | 1990-05-11 | 1990-05-11 | Photoelectric switch circuit |
| DE69125522T DE69125522T2 (en) | 1990-05-11 | 1991-05-08 | Photoelectric circuit |
| EP96114375A EP0753939A1 (en) | 1990-05-11 | 1991-05-08 | Photoelectrical switching circuit |
| EP91304150A EP0456482B1 (en) | 1990-05-11 | 1991-05-08 | Photoelectrical switching circuit |
| US07/697,894 US5099113A (en) | 1990-05-11 | 1991-05-08 | Photoelectrical switching circuit with frequency divider circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990049440U JPH0749428Y2 (en) | 1990-05-11 | 1990-05-11 | Photoelectric switch circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH048984U true JPH048984U (en) | 1992-01-27 |
| JPH0749428Y2 JPH0749428Y2 (en) | 1995-11-13 |
Family
ID=31567134
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1990049440U Expired - Lifetime JPH0749428Y2 (en) | 1990-05-11 | 1990-05-11 | Photoelectric switch circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0749428Y2 (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61139776A (en) * | 1984-12-11 | 1986-06-27 | Riide Denki Kk | Photoelectric switch |
-
1990
- 1990-05-11 JP JP1990049440U patent/JPH0749428Y2/en not_active Expired - Lifetime
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61139776A (en) * | 1984-12-11 | 1986-06-27 | Riide Denki Kk | Photoelectric switch |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0749428Y2 (en) | 1995-11-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH048984U (en) | ||
| JPH0415083U (en) | ||
| JPS62109522U (en) | ||
| JPH01107224U (en) | ||
| JPS54100651A (en) | Pulse-width/pusle-period converter circuit | |
| JPH01172730U (en) | ||
| JPS63169713U (en) | ||
| SU1743848A1 (en) | Device for shaping robot control signal | |
| JP2545010B2 (en) | Gate device | |
| JPS61176208A (en) | Generating circuit for pwm signal | |
| JPS62129841U (en) | ||
| JPS6181223U (en) | ||
| JPH0322435U (en) | ||
| JPH0186728U (en) | ||
| JPH02133021U (en) | ||
| JPS6313195A (en) | High speed memory device | |
| JPS6070077U (en) | signal discrimination device | |
| JPS61160556U (en) | ||
| JPS645532U (en) | ||
| JPH0475430U (en) | ||
| JPH01147441U (en) | ||
| JPS63178920U (en) | ||
| JPH0198320A (en) | Counter circuit | |
| JPH0466816U (en) | ||
| JPH04278614A (en) | Semiconductor integrated circuit |