JPH0478014B2 - - Google Patents
Info
- Publication number
- JPH0478014B2 JPH0478014B2 JP58153628A JP15362883A JPH0478014B2 JP H0478014 B2 JPH0478014 B2 JP H0478014B2 JP 58153628 A JP58153628 A JP 58153628A JP 15362883 A JP15362883 A JP 15362883A JP H0478014 B2 JPH0478014 B2 JP H0478014B2
- Authority
- JP
- Japan
- Prior art keywords
- internal wiring
- ceramic
- predetermined
- recess
- bonding pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15362883A JPS6045045A (ja) | 1983-08-23 | 1983-08-23 | 多層セラミックパッケ−ジ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15362883A JPS6045045A (ja) | 1983-08-23 | 1983-08-23 | 多層セラミックパッケ−ジ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6045045A JPS6045045A (ja) | 1985-03-11 |
JPH0478014B2 true JPH0478014B2 (en, 2012) | 1992-12-10 |
Family
ID=15566655
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15362883A Granted JPS6045045A (ja) | 1983-08-23 | 1983-08-23 | 多層セラミックパッケ−ジ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6045045A (en, 2012) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05267497A (ja) * | 1992-03-23 | 1993-10-15 | Japan Radio Co Ltd | 電子部品パッケージ |
JPH065067U (ja) * | 1992-06-22 | 1994-01-21 | 日本航空電子工業株式会社 | 照光式一体型キートップ |
CN109411365A (zh) * | 2016-07-17 | 2019-03-01 | 高锦 | 一种防止弯折翘曲的叠层集成电路封装结构的封装方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5123429B2 (en, 2012) * | 1972-06-01 | 1976-07-16 | ||
JPS511392A (ja) * | 1974-06-14 | 1976-01-08 | Mitsubishi Kakoki Kk | Aryusangasuganjugasukaraionoseizohoho |
JPS5213772A (en) * | 1975-07-22 | 1977-02-02 | Kyocera Corp | Ic package |
JPS5254963A (en) * | 1975-10-31 | 1977-05-04 | Nippon Electric Co | Circuit substrate having metalized wiring layer |
JPS5822741U (ja) * | 1981-08-07 | 1983-02-12 | 京セラ株式会社 | 半導体パツケ−ジ |
JPS58122459U (ja) * | 1982-02-15 | 1983-08-20 | 株式会社東芝 | 半導体素子外囲器 |
JPS58197861A (ja) * | 1982-05-14 | 1983-11-17 | Nec Corp | セラミック基板 |
-
1983
- 1983-08-23 JP JP15362883A patent/JPS6045045A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6045045A (ja) | 1985-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5006673A (en) | Fabrication of pad array carriers from a universal interconnect structure | |
US4700276A (en) | Ultra high density pad array chip carrier | |
US4700473A (en) | Method of making an ultra high density pad array chip carrier | |
US5521435A (en) | Semiconductor device and a fabrication process thereof | |
US6462414B1 (en) | Integrated circuit package utilizing a conductive structure for interlocking a conductive ball to a ball pad | |
US6440770B1 (en) | Integrated circuit package | |
US6495912B1 (en) | Structure of ceramic package with integrated passive devices | |
US6555763B1 (en) | Multilayered circuit board for semiconductor chip module, and method of manufacturing the same | |
TWI397358B (zh) | 打線基板及其製作方法 | |
JP3899059B2 (ja) | 低抵抗高密度信号線をする電子パッケージおよびその製造方法 | |
US6413102B2 (en) | Center bond flip chip semiconductor carrier and a method of making and using it | |
CN101534607B (zh) | 打线基板及其制作方法 | |
EP0031240A2 (en) | An electrical component comprising semiconductor chips | |
JPH06163794A (ja) | メタルコアタイプの多層リードフレーム | |
JPH06140738A (ja) | リードレスチップキャリア | |
US8826531B1 (en) | Method for making an integrated circuit substrate having laminated laser-embedded circuit layers | |
KR20000047626A (ko) | 반도체 장치의 제조 방법 | |
JPH0478014B2 (en, 2012) | ||
JP2664485B2 (ja) | セラミック多層配線板 | |
JPH07130900A (ja) | 半導体装置 | |
JPH01302757A (ja) | 基板集合シート | |
KR102606198B1 (ko) | 전도성 패드들 및 전도성 층들을 갖는 기판 | |
JPH03120851A (ja) | 半導体搭載用基板 | |
JPS5853854A (ja) | 高密度lsiパツケ−ジ | |
JPH07123150B2 (ja) | ハイブリッド半導体モジュール |