JPH0471334B2 - - Google Patents
Info
- Publication number
- JPH0471334B2 JPH0471334B2 JP60230356A JP23035685A JPH0471334B2 JP H0471334 B2 JPH0471334 B2 JP H0471334B2 JP 60230356 A JP60230356 A JP 60230356A JP 23035685 A JP23035685 A JP 23035685A JP H0471334 B2 JPH0471334 B2 JP H0471334B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- etched
- pattern
- mask material
- present
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10P50/694—
-
- H10P50/691—
-
- H10P50/242—
-
- H10P50/267—
-
- H10P50/693—
-
- H10P50/71—
-
- H10W20/063—
Landscapes
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60230356A JPS6289331A (ja) | 1985-10-16 | 1985-10-16 | 微細パタ−ンの加工方法 |
| EP86114222A EP0219100A3 (en) | 1985-10-16 | 1986-10-14 | Method of forming a fine pattern |
| KR1019860008630A KR900002085B1 (ko) | 1985-10-16 | 1986-10-15 | 미세패턴 형성방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60230356A JPS6289331A (ja) | 1985-10-16 | 1985-10-16 | 微細パタ−ンの加工方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6289331A JPS6289331A (ja) | 1987-04-23 |
| JPH0471334B2 true JPH0471334B2 (enExample) | 1992-11-13 |
Family
ID=16906577
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60230356A Granted JPS6289331A (ja) | 1985-10-16 | 1985-10-16 | 微細パタ−ンの加工方法 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0219100A3 (enExample) |
| JP (1) | JPS6289331A (enExample) |
| KR (1) | KR900002085B1 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL8701032A (nl) * | 1987-05-01 | 1988-12-01 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting met interconnecties die zowel boven een halfgeleidergebied als boven een daaraan grenzend isolatiegebied liggen. |
| FR2634322A1 (fr) * | 1988-07-13 | 1990-01-19 | Thomson Csf | Module semi-conducteur actif hybride obtenu par reconfiguration physique de pastilles, interconnectees par films minces, et procede de fabrication correspondant |
| JPH0830370B2 (ja) * | 1990-08-15 | 1996-03-27 | 鹿島建設株式会社 | 耐震壁の構築方法 |
| JP2658609B2 (ja) * | 1991-03-01 | 1997-09-30 | 日本電気株式会社 | 半導体装置 |
| FR2681958A1 (fr) * | 1991-10-01 | 1993-04-02 | France Telecom | Dispositif comportant un modele configure par photogravure, notamment circuit electrique. |
| JPH07106327A (ja) * | 1993-10-06 | 1995-04-21 | Toshiba Corp | 半導体装置及びその製造方法 |
| US5589706A (en) * | 1995-05-31 | 1996-12-31 | International Business Machines Corp. | Fuse link structures through the addition of dummy structures |
| JP4572096B2 (ja) * | 2004-08-02 | 2010-10-27 | Nec液晶テクノロジー株式会社 | 積層金属膜パターン形成方法 |
| JP2013201168A (ja) * | 2012-03-23 | 2013-10-03 | Toshiba Corp | 被ダイシング材料、レジスト層形成装置 |
| JP2015046459A (ja) * | 2013-08-28 | 2015-03-12 | ソニー株式会社 | エッチング方法、電子デバイスの製造方法および偏光板の製造方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5713180A (en) * | 1980-06-25 | 1982-01-23 | Fujitsu Ltd | Etching method |
| US4372807A (en) * | 1982-03-25 | 1983-02-08 | Rca Corporation | Plasma etching of aluminum |
| JPS59115541A (ja) * | 1982-12-22 | 1984-07-04 | Toshiba Corp | 半導体装置の製造方法 |
| EP0229104A1 (en) * | 1985-06-28 | 1987-07-22 | AT&T Corp. | Procedure for fabricating devices involving dry etching |
-
1985
- 1985-10-16 JP JP60230356A patent/JPS6289331A/ja active Granted
-
1986
- 1986-10-14 EP EP86114222A patent/EP0219100A3/en not_active Ceased
- 1986-10-15 KR KR1019860008630A patent/KR900002085B1/ko not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| EP0219100A3 (en) | 1988-06-22 |
| KR870004495A (ko) | 1987-05-09 |
| KR900002085B1 (ko) | 1990-03-31 |
| JPS6289331A (ja) | 1987-04-23 |
| EP0219100A2 (en) | 1987-04-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0167136B1 (en) | Selective anisotropic reactive ion etching process for polysilicide composite structures | |
| US5007982A (en) | Reactive ion etching of silicon with hydrogen bromide | |
| US5880035A (en) | Dry etching method | |
| US5420063A (en) | Method of producing a resistor in an integrated circuit | |
| JPS63116430A (ja) | マスク形成方法 | |
| KR20020061480A (ko) | 미세 패턴의 형성 방법, 반도체 장치의 제조 방법 및반도체 장치 | |
| US5792672A (en) | Photoresist strip method | |
| US5872063A (en) | Self-aligned contact structures using high selectivity etching | |
| KR100493486B1 (ko) | 개선된 전도층 엣칭방법 및 장치 | |
| JPH0471334B2 (enExample) | ||
| JPH09237777A (ja) | 上部層の一部を除去する中間層リソグラフィ法 | |
| KR100270249B1 (ko) | 에칭속도,이방성,및실리콘산화물에대한선택비가개선된고융점금속층을패터닝하기위한건식에칭방법 | |
| EP0455413A2 (en) | Method for producing a planar surface in integrated circuit manufacturing | |
| WO2004034442A2 (en) | Method for semiconductor gate width reduction | |
| JPH061764B2 (ja) | パタ−ン形成法 | |
| JP3516653B2 (ja) | 半導体装置の製造方法 | |
| JPH05343363A (ja) | ドライエッチング方法 | |
| US6287752B1 (en) | Semiconductor device, method of manufacturing a semiconductor device, and method of forming a pattern for semiconductor device | |
| JP2998164B2 (ja) | 半導体装置の製造方法 | |
| JPH03108330A (ja) | 半導体装置の製造方法 | |
| JP3033128B2 (ja) | ドライエッチング方法 | |
| JPH0642484B2 (ja) | 半導体装置の製造方法 | |
| JPH03276633A (ja) | 半導体装置の製造方法 | |
| KR100248345B1 (ko) | 반도체 소자의 금속 배선 형성 방법 | |
| KR100259072B1 (ko) | 금속게이트 형성방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |