JPH0470717B2 - - Google Patents

Info

Publication number
JPH0470717B2
JPH0470717B2 JP60222103A JP22210385A JPH0470717B2 JP H0470717 B2 JPH0470717 B2 JP H0470717B2 JP 60222103 A JP60222103 A JP 60222103A JP 22210385 A JP22210385 A JP 22210385A JP H0470717 B2 JPH0470717 B2 JP H0470717B2
Authority
JP
Japan
Prior art keywords
decoder
circuit
row
column
predecoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60222103A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62202399A (ja
Inventor
Toshifumi Kobayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP60222103A priority Critical patent/JPS62202399A/ja
Priority to US06/915,679 priority patent/US4731761A/en
Publication of JPS62202399A publication Critical patent/JPS62202399A/ja
Publication of JPH0470717B2 publication Critical patent/JPH0470717B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
JP60222103A 1985-10-04 1985-10-04 半導体メモリ Granted JPS62202399A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP60222103A JPS62202399A (ja) 1985-10-04 1985-10-04 半導体メモリ
US06/915,679 US4731761A (en) 1985-10-04 1986-10-06 Semiconductor memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60222103A JPS62202399A (ja) 1985-10-04 1985-10-04 半導体メモリ

Publications (2)

Publication Number Publication Date
JPS62202399A JPS62202399A (ja) 1987-09-07
JPH0470717B2 true JPH0470717B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-11-11

Family

ID=16777184

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60222103A Granted JPS62202399A (ja) 1985-10-04 1985-10-04 半導体メモリ

Country Status (2)

Country Link
US (1) US4731761A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS62202399A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5165039A (en) * 1986-03-28 1992-11-17 Texas Instruments Incorporated Register file for bit slice processor with simultaneous accessing of plural memory array cells
KR880008330A (ko) * 1986-12-30 1988-08-30 강진구 스테이틱 램의 프리차아지 시스템
JPS63184184A (ja) * 1987-01-26 1988-07-29 Tokyo Keiki Co Ltd メモリパツケ−ジシステム
JP2629697B2 (ja) * 1987-03-27 1997-07-09 日本電気株式会社 半導体記憶装置
US4910574A (en) * 1987-04-30 1990-03-20 Ibm Corporation Porous circuit macro for semiconductor integrated circuits
US4845677A (en) * 1987-08-17 1989-07-04 International Business Machines Corporation Pipelined memory chip structure having improved cycle time
US4974146A (en) * 1988-05-06 1990-11-27 Science Applications International Corporation Array processor
JP2598081B2 (ja) * 1988-05-16 1997-04-09 株式会社東芝 半導体メモリ
JPH01300496A (ja) * 1988-05-30 1989-12-04 Hitachi Ltd 半導体メモリ装置
JP2525455B2 (ja) * 1988-05-30 1996-08-21 富士通株式会社 半導体メモリ装置
JP2547615B2 (ja) * 1988-06-16 1996-10-23 三菱電機株式会社 読出専用半導体記憶装置および半導体記憶装置
US5349219A (en) * 1989-06-15 1994-09-20 Fujitsu Limited Wafer-scale semiconductor integrated circuit device and method of forming interconnection lines arranged between chips of wafer-scale semiconductor integrated circuit device
JP2734705B2 (ja) * 1989-12-25 1998-04-02 日本電気株式会社 半導体記憶装置
US5077692A (en) * 1990-03-05 1991-12-31 Advanced Micro Devices, Inc. Information storage device with batch select capability
US5226134A (en) * 1990-10-01 1993-07-06 International Business Machines Corp. Data processing system including a memory controller for direct or interleave memory accessing
KR960009955B1 (en) * 1994-02-07 1996-07-25 Hyundai Electronics Ind Semiconductor memory device
KR100209364B1 (ko) * 1995-10-27 1999-07-15 김영환 메모리장치
KR0172426B1 (ko) * 1995-12-21 1999-03-30 김광호 반도체 메모리장치
KR100203145B1 (ko) * 1996-06-29 1999-06-15 김영환 반도체 메모리 소자의 뱅크 분산 방법
JP2865080B2 (ja) * 1996-09-30 1999-03-08 日本電気株式会社 半導体記憶装置
KR100252056B1 (ko) * 1997-12-27 2000-05-01 윤종용 반도체 메모리의 어드레스 디코우딩 장치
KR100301039B1 (ko) * 1998-05-14 2001-09-06 윤종용 칼럼선택선신호를제어하여데이터를마스킹하는반도체메모리장치및이의칼럼디코더
JP3942332B2 (ja) * 2000-01-07 2007-07-11 富士通株式会社 半導体記憶装置
DE10047251C2 (de) * 2000-09-23 2002-10-17 Infineon Technologies Ag 1-aus-N-Decodierschaltung

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS573289A (en) * 1980-06-04 1982-01-08 Hitachi Ltd Semiconductor storing circuit device
JPS5863162A (ja) * 1981-10-13 1983-04-14 Nippon Telegr & Teleph Corp <Ntt> Ｃｍｏｓ半導体メモリ
JPS58182184A (ja) * 1982-04-17 1983-10-25 Fujitsu Ltd デコ−ダ回路

Also Published As

Publication number Publication date
US4731761A (en) 1988-03-15
JPS62202399A (ja) 1987-09-07

Similar Documents

Publication Publication Date Title
JPH0470717B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR970011133B1 (ko) 반도체 메모리
US5953280A (en) Bank selection for synchronous readable and writable semiconductor memory
JP2560020B2 (ja) 半導体記憶装置
US6078542A (en) Semiconductor memory device implementing multi-bank configuration with reduced number of signal lines
US5544101A (en) Memory device having a latching multiplexer and a multiplexer block therefor
EP0056240B1 (en) Memory device
US4949308A (en) Static random access memory having a flash clear function
JPH05266668A (ja) メモリ行ライン選択用の改良したラッチ型リピータを持った半導体メモリ
JPH0568040B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US6366526B2 (en) Static random access memory (SRAM) array central global decoder system and method
JPH05334876A (ja) メモリ行ライン選択用ラッチ型リピータを持った半導体メモリ
US6031781A (en) Semiconductor memory device allowing high-speed activation of internal circuit
US6088292A (en) Semiconductor memory device having a plurality of banks activated by a common timing control circuit
US5668485A (en) Row decoder with level translator
JP3018498B2 (ja) 半導体記憶装置
US4951258A (en) Dynamic random access memory system including predecoder means
US4985872A (en) Sequencing column select circuit for a random access memory
US5546352A (en) Semiconductor memory device having decoder
JP2588936B2 (ja) 半導体記憶装置
JP2718577B2 (ja) ダイナミックｒａｍ
US5701273A (en) Memory device
US4932000A (en) Semiconductor memory device having pseudo row decoder
US5166554A (en) Boot-strapped decoder circuit
US20010050877A1 (en) Semiconductor memory