JPH0467665B2 - - Google Patents

Info

Publication number
JPH0467665B2
JPH0467665B2 JP18474585A JP18474585A JPH0467665B2 JP H0467665 B2 JPH0467665 B2 JP H0467665B2 JP 18474585 A JP18474585 A JP 18474585A JP 18474585 A JP18474585 A JP 18474585A JP H0467665 B2 JPH0467665 B2 JP H0467665B2
Authority
JP
Japan
Prior art keywords
input
output
latch circuit
mode
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP18474585A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6243757A (ja
Inventor
Akira Ban
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NIPPON DENKI AISHII MAIKON SHISUTEMU KK
Original Assignee
NIPPON DENKI AISHII MAIKON SHISUTEMU KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NIPPON DENKI AISHII MAIKON SHISUTEMU KK filed Critical NIPPON DENKI AISHII MAIKON SHISUTEMU KK
Priority to JP18474585A priority Critical patent/JPS6243757A/ja
Publication of JPS6243757A publication Critical patent/JPS6243757A/ja
Publication of JPH0467665B2 publication Critical patent/JPH0467665B2/ja
Granted legal-status Critical Current

Links

JP18474585A 1985-08-21 1985-08-21 入出力ポ−ト Granted JPS6243757A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18474585A JPS6243757A (ja) 1985-08-21 1985-08-21 入出力ポ−ト

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18474585A JPS6243757A (ja) 1985-08-21 1985-08-21 入出力ポ−ト

Publications (2)

Publication Number Publication Date
JPS6243757A JPS6243757A (ja) 1987-02-25
JPH0467665B2 true JPH0467665B2 (enrdf_load_stackoverflow) 1992-10-29

Family

ID=16158600

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18474585A Granted JPS6243757A (ja) 1985-08-21 1985-08-21 入出力ポ−ト

Country Status (1)

Country Link
JP (1) JPS6243757A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3408300B2 (ja) * 1993-11-10 2003-05-19 シチズン時計株式会社 プリンタ

Also Published As

Publication number Publication date
JPS6243757A (ja) 1987-02-25

Similar Documents

Publication Publication Date Title
US6639424B2 (en) Combined dynamic logic gate and level shifter and method employing same
JP2636695B2 (ja) パイプライン処理回路
EP0244142B1 (en) Cmos data register
US4800300A (en) High-performance, CMOS latch for improved reliability
US5450356A (en) Programmable pull-up buffer
JP2598081B2 (ja) 半導体メモリ
US6211702B1 (en) Input circuit
JPH03105797A (ja) デコーダ回路
US6351150B1 (en) Low switching activity dynamic driver for high performance interconnects
NL8402488A (nl) Halfgeleider geheugenelement.
JP3464425B2 (ja) ロジックインターフェース回路及び半導体メモリ装置
EP1265362B1 (en) Tri-state multiplexer
JPH0467665B2 (enrdf_load_stackoverflow)
US6084455A (en) High-speed CMOS latch
US4488266A (en) Low-power address decoder
US6407604B1 (en) Register and latch circuits
JP2697635B2 (ja) 半導体集積回路
JP2518642B2 (ja) レジスタ回路
JPH06105875B2 (ja) 半導体集積論理回路
US20040041597A1 (en) Input and output port circuit
JPH047618A (ja) 信号伝送回路
US6434071B1 (en) Circuit and method of selectively activating feedback devices for local bit lines in a memory
JP2822401B2 (ja) バス駆動回路
JP3367441B2 (ja) クロック停止検出回路及びこれを備えた半導体集積回路装置
JP2697024B2 (ja) 出力回路

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term