JPS6243757A - 入出力ポ−ト - Google Patents
入出力ポ−トInfo
- Publication number
- JPS6243757A JPS6243757A JP18474585A JP18474585A JPS6243757A JP S6243757 A JPS6243757 A JP S6243757A JP 18474585 A JP18474585 A JP 18474585A JP 18474585 A JP18474585 A JP 18474585A JP S6243757 A JPS6243757 A JP S6243757A
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- latch circuit
- signal
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 9
- 230000005669 field effect Effects 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 2
- 238000007599 discharging Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 241001648319 Toronia toru Species 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18474585A JPS6243757A (ja) | 1985-08-21 | 1985-08-21 | 入出力ポ−ト |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18474585A JPS6243757A (ja) | 1985-08-21 | 1985-08-21 | 入出力ポ−ト |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6243757A true JPS6243757A (ja) | 1987-02-25 |
| JPH0467665B2 JPH0467665B2 (enrdf_load_stackoverflow) | 1992-10-29 |
Family
ID=16158600
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18474585A Granted JPS6243757A (ja) | 1985-08-21 | 1985-08-21 | 入出力ポ−ト |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6243757A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5553954A (en) * | 1993-11-10 | 1996-09-10 | Citizen Watch Co., Ltd. | Printer |
-
1985
- 1985-08-21 JP JP18474585A patent/JPS6243757A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5553954A (en) * | 1993-11-10 | 1996-09-10 | Citizen Watch Co., Ltd. | Printer |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0467665B2 (enrdf_load_stackoverflow) | 1992-10-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5394034A (en) | Programmable logic array having programmable output driver drive capacity | |
| US8441286B2 (en) | Four logic state voltage to two output decompressor IC | |
| EP0372273B1 (en) | Pass gate multiplexer | |
| EP0315301A2 (en) | CMOS latch circuits | |
| US5739701A (en) | Input/output buffer circuit having reduced power consumption | |
| US6825691B1 (en) | Apparatus and method for a radiation resistant latch with integrated scan | |
| JP2636749B2 (ja) | Ｘｏｒ回路と反転セレクタ回路及びこれらを用いた加算回路 | |
| US4914322A (en) | Polarity option control logic for use with a register of a programmable logic array macrocell | |
| US6043683A (en) | Output pad circuit using control signal | |
| JPS6243757A (ja) | 入出力ポ−ト | |
| US4857775A (en) | Logic integrated circuit device selecting as outputs any two of two inputs and two logical combinations of the inputs | |
| US6163219A (en) | Amplification circuit and integrated circuit having such and controlling method of the amplification circuit | |
| US5767696A (en) | Tri-state devices having exclusive gate output control | |
| JP2937814B2 (ja) | 出力回路 | |
| US6774697B2 (en) | Input and output port circuit | |
| JP2859898B2 (ja) | チョッパ型コンパレータ | |
| US6636076B2 (en) | Quad state logic design methods, circuits, and systems | |
| JP2674871B2 (ja) | デコーダ回路 | |
| US5048016A (en) | Circuit configuration for increasing the output voltage of an electronic switching stage | |
| JP3367441B2 (ja) | クロック停止検出回路及びこれを備えた半導体集積回路装置 | |
| JP3850139B2 (ja) | 論理回路 | |
| JP2697024B2 (ja) | 出力回路 | |
| JPS5869121A (ja) | 半導体集積回路 | |
| JPH0834425B2 (ja) | スイッチング制御装置 | |
| JPS62248196A (ja) | レジスタ回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |