JPH0464091B2 - - Google Patents
Info
- Publication number
- JPH0464091B2 JPH0464091B2 JP60164549A JP16454985A JPH0464091B2 JP H0464091 B2 JPH0464091 B2 JP H0464091B2 JP 60164549 A JP60164549 A JP 60164549A JP 16454985 A JP16454985 A JP 16454985A JP H0464091 B2 JPH0464091 B2 JP H0464091B2
- Authority
- JP
- Japan
- Prior art keywords
- carry
- unit
- look
- ahead
- digit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60164549A JPS6225325A (ja) | 1985-07-25 | 1985-07-25 | 絶対値数加減算回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60164549A JPS6225325A (ja) | 1985-07-25 | 1985-07-25 | 絶対値数加減算回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6225325A JPS6225325A (ja) | 1987-02-03 |
JPH0464091B2 true JPH0464091B2 (enrdf_load_stackoverflow) | 1992-10-13 |
Family
ID=15795268
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60164549A Granted JPS6225325A (ja) | 1985-07-25 | 1985-07-25 | 絶対値数加減算回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6225325A (enrdf_load_stackoverflow) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4811272A (en) * | 1987-05-15 | 1989-03-07 | Digital Equipment Corporation | Apparatus and method for an extended arithmetic logic unit for expediting selected floating point operations |
JP2685466B2 (ja) * | 1987-12-21 | 1997-12-03 | 株式会社日立製作所 | アドレス演算器 |
JP2681968B2 (ja) * | 1988-02-12 | 1997-11-26 | 松下電器産業株式会社 | 演算処理装置 |
JP2695178B2 (ja) * | 1988-03-11 | 1997-12-24 | 富士通株式会社 | 演算回路 |
JP2653134B2 (ja) * | 1988-10-28 | 1997-09-10 | 松下電器産業株式会社 | 演算処理装置 |
JP2606331B2 (ja) * | 1988-11-07 | 1997-04-30 | 日本電気株式会社 | 絶対値加減算方法及びその装置 |
JPH02170227A (ja) * | 1988-12-22 | 1990-07-02 | Nec Corp | 絶対値加減算方式とその装置 |
JPH056263A (ja) * | 1991-06-27 | 1993-01-14 | Nec Corp | 加算器およびその加算器を用いた絶対値演算回路 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61177542A (ja) * | 1985-02-01 | 1986-08-09 | Nec Corp | 符号補数・符号絶対値併用加減算装置 |
-
1985
- 1985-07-25 JP JP60164549A patent/JPS6225325A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6225325A (ja) | 1987-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0776911B2 (ja) | 浮動小数点演算装置 | |
JPH0479013B2 (enrdf_load_stackoverflow) | ||
JP2002108606A (ja) | スティッキービット生成回路及び乗算器 | |
JPH0612229A (ja) | 乗累算回路 | |
JPH0431412B2 (enrdf_load_stackoverflow) | ||
US4878192A (en) | Arithmetic processor and divider using redundant signed digit arithmetic | |
JPH0464091B2 (enrdf_load_stackoverflow) | ||
JP2511527B2 (ja) | 浮動小数点演算器 | |
JPH0374419B2 (enrdf_load_stackoverflow) | ||
US20080071852A1 (en) | Method to perform a subtraction of two operands in a binary arithmetic unit plus arithmetic unit to perform such a method | |
JPH056263A (ja) | 加算器およびその加算器を用いた絶対値演算回路 | |
JPH11126157A (ja) | 乗算方法および乗算回路 | |
JP2681968B2 (ja) | 演算処理装置 | |
JP2606339B2 (ja) | 乗算器 | |
JP2553162B2 (ja) | 加算回路 | |
JPS62154029A (ja) | 乗算回路 | |
KR100206116B1 (ko) | 나머지 계산방법 및 회로 | |
JP3482102B2 (ja) | 絶対値距離演算回路 | |
JPH04250527A (ja) | 演算回路 | |
JPH0528407B2 (enrdf_load_stackoverflow) | ||
JPH0527948A (ja) | 演算装置 | |
JP2563467B2 (ja) | 2進演算器 | |
JPH0610787B2 (ja) | 乗算処理装置 | |
JPH1115641A (ja) | 冗長2進加算器を用いた乗算装置 | |
ASHOK et al. | CARRY SELECT ADDER WITH HALF-SUM AND HALF-CARRY METHOD |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |